Return-Path: Received: by yocto-www.yoctoproject.org (Postfix, from userid 118) id DF123E00521; Wed, 3 Dec 2014 18:24:05 -0800 (PST) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on yocto-www.yoctoproject.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, FREEMAIL_FROM, RCVD_IN_DNSWL_LOW autolearn=ham version=3.3.1 X-Spam-HAM-Report: * 0.0 FREEMAIL_FROM Sender email is commonly abused enduser mail provider * (bisson.gary[at]gmail.com) * -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at http://www.dnswl.org/, low * trust * [209.85.220.46 listed in list.dnswl.org] * -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1% * [score: 0.0000] * -0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from author's * domain * 0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily * valid * -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature Received: from mail-pa0-f46.google.com (mail-pa0-f46.google.com [209.85.220.46]) by yocto-www.yoctoproject.org (Postfix) with ESMTP id 4F03CE002F9 for ; Wed, 3 Dec 2014 18:24:03 -0800 (PST) Received: by mail-pa0-f46.google.com with SMTP id lj1so17022004pab.33 for ; Wed, 03 Dec 2014 18:24:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id; bh=9kxBlA27ekLK/WBK4SxTkzPFL3Z/Q83Y47kZiBfAI44=; b=zIvG4CrxRqPuCLKOL/V7wfajIeqQRYamoQSSjm5Fq2I3ABv6dydE9vlyOtu1Cv0Syq HrYRfSGyOLHN8UHIuoAgmVzmE6VyKWxJ8eH+/Iu6WaQQssipYYTub84BDJQ6sGsH3kpd 4xVacxVDdjp6bdErt/IyiooSWwAgnFxS6kqEVnQ2HW79SFQhbZu0i/WUWW8lnWZ81pxI w6iI7+1FaW1tJEhUmq91Nmm+3YlnD9jFdurfLjL7uBqqmuKcW3zobEGufCvK6+7un/oW D7nNeFkwrnG5WpWshEQrtNQepEJrXhL9Lo3367yNC9qC7Obl4899pOv4DXRHzUZreymz 3keA== X-Received: by 10.66.121.130 with SMTP id lk2mr13913516pab.61.1417659843305; Wed, 03 Dec 2014 18:24:03 -0800 (PST) Received: from e6430.adeneo-embedded.us (173-10-76-58-BusName-Washington.hfc.comcastbusiness.net. [173.10.76.58]) by mx.google.com with ESMTPSA id xq4sm13949547pbb.21.2014.12.03.18.24.02 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 03 Dec 2014 18:24:02 -0800 (PST) From: Gary Bisson To: meta-freescale@yoctoproject.org Date: Wed, 3 Dec 2014 18:23:56 -0800 Message-Id: <1417659836-11755-1-git-send-email-bisson.gary@gmail.com> X-Mailer: git-send-email 2.1.3 Cc: fabio.estevam@freescale.com, Gary Bisson , otavio@ossystems.com.br Subject: [PATCH][master] linux-imx: add clock patch for revision T0 1.0 of i.MX6Q X-BeenThere: meta-freescale@yoctoproject.org X-Mailman-Version: 2.1.13 Precedence: list List-Id: Usage and development list for the meta-fsl-* layers List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 04 Dec 2014 02:24:05 -0000 The post dividers do not work on i.MX6Q rev T0 1.0 so they must be fixed to 1. As the table index was wrong, a divider a of 4 could still be requested which implied the clock not to be set properly. This is the root cause of the HDMI not working at high resolution on rev T0 1.0 of the SoC, giving the following error: mxc_sdc_fb fb.27: timeout when waiting for flip irq Signed-off-by: Gary Bisson --- This patch has been tested with a Sabrelite rev D (5-9-12). Same as what has been applied on 3.10.17 earlier: https://lists.yoctoproject.org/pipermail/meta-freescale/2014-December/011804.html --- ...6q-fix-video-divider-for-revision-1.0-of-.patch | 35 ++++++++++++++++++++++ recipes-kernel/linux/linux-imx_3.10.31.bb | 2 ++ 2 files changed, 37 insertions(+) create mode 100644 recipes-kernel/linux/linux-imx-3.10.31/0001-ARM-clk-imx6q-fix-video-divider-for-revision-1.0-of-.patch diff --git a/recipes-kernel/linux/linux-imx-3.10.31/0001-ARM-clk-imx6q-fix-video-divider-for-revision-1.0-of-.patch b/recipes-kernel/linux/linux-imx-3.10.31/0001-ARM-clk-imx6q-fix-video-divider-for-revision-1.0-of-.patch new file mode 100644 index 0000000..820ce68 --- /dev/null +++ b/recipes-kernel/linux/linux-imx-3.10.31/0001-ARM-clk-imx6q-fix-video-divider-for-revision-1.0-of-.patch @@ -0,0 +1,35 @@ +From 0e981452d7130513e796c1c3d7348905c0d00dce Mon Sep 17 00:00:00 2001 +From: Gary Bisson +Date: Tue, 2 Dec 2014 22:11:14 -0800 +Subject: [PATCH] ARM: clk-imx6q: fix video divider for revision 1.0 of i.MX6q + +As post dividers do not work on i.MX6Q revision 1.0 they must be fixed +to 1. As the table index was wrong, a divider a of 4 could still be +requested which implied the clock not to be set properly. This is the +root cause of the HDMI not working at high resolution on T1.0 version of +the SoC, giving the following error: +mxc_sdc_fb fb.27: timeout when waiting for flip irq + +Upstream-Status: Pending + +Signed-off-by: Gary Bisson +--- + arch/arm/mach-imx/clk-imx6q.c | 2 +- + 1 file changed, 1 insertion(+), 1 deletion(-) + +diff --git a/arch/arm/mach-imx/clk-imx6q.c b/arch/arm/mach-imx/clk-imx6q.c +index 25734ed..34e1616f 100644 +--- a/arch/arm/mach-imx/clk-imx6q.c ++++ b/arch/arm/mach-imx/clk-imx6q.c +@@ -312,7 +312,7 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node) + post_div_table[1].div = 1; + post_div_table[2].div = 1; + video_div_table[1].div = 1; +- video_div_table[2].div = 1; ++ video_div_table[3].div = 1; + }; + + /* type name parent_name base div_mask */ +-- +2.1.3 + diff --git a/recipes-kernel/linux/linux-imx_3.10.31.bb b/recipes-kernel/linux/linux-imx_3.10.31.bb index 10ad2f0..8084096 100644 --- a/recipes-kernel/linux/linux-imx_3.10.31.bb +++ b/recipes-kernel/linux/linux-imx_3.10.31.bb @@ -14,4 +14,6 @@ SRCBRANCH = "imx_3.10.31_1.1.0_beta" SRCREV = "94a7e472c47b800c001c0a5d17bb2f14a13e1980" LOCALVERSION = "-1.1.0_beta" +SRC_URI += "file://0001-ARM-clk-imx6q-fix-video-divider-for-revision-1.0-of-.patch" + COMPATIBLE_MACHINE = "(mx6)" -- 2.1.3