From: Scott Wood <scottwood@freescale.com>
Date: Thu, 21 May 2015 14:26:29 -0500
Subject: [U-Boot] [PATCH V2 RESEND] nand: fix buffer alignment in new
 verification feature
In-Reply-To: <555E2BB0.3000400@wwwdotorg.org>
References: <1430928095-9380-1-git-send-email-swarren@wwwdotorg.org>
 <554AE20A.5050700@denx.de> <555E2BB0.3000400@wwwdotorg.org>
Message-ID: <1432236389.27761.216.camel@freescale.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

On Thu, 2015-05-21 at 13:02 -0600, Stephen Warren wrote:
> On 05/06/2015 09:54 PM, Heiko Schocher wrote:
> > Hello Stephen,
> >
> > Am 06.05.2015 18:01, schrieb Stephen Warren:
> >> From: Stephen Warren <swarren@nvidia.com>
> >>
> >> On systems with caches enabled, NAND I/O may need to flush/invalidate
> >> the cache during read/write operations. For this to work correctly, all
> >> buffers must be cache-aligned. Fix nand_verify*() to allocate aligned
> >> buffers.
> >>
> >> This prevents cache alignment warnings from being spewed when using
> >> U-Boot to write an updated version of itself to flash on NVIDIA Tegra
> >> Seaboard (after perturbation of stack/data layout in current
> >> u-boot-dm/next branch).
> >>
> >> I have validatd (executed) nand_verify(), but I don't think I've executed
> >> nand_verify_page_oob(); testing of that would be useful.
> 
> Is there any chance of this being applied? It's been 5 weeks since it 
> was first sent.

Sorry about the delay.  I'll send a pull request soon.

-Scott