Return-Path: Received: from mx0a-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by lists.ozlabs.org (Postfix) with ESMTPS id 3wZ9gt1PSQzDqVC for ; Sat, 27 May 2017 01:55:05 +1000 (AEST) Received: from pps.filterd (m0098420.ppops.net [127.0.0.1]) by mx0b-001b2d01.pphosted.com (8.16.0.20/8.16.0.20) with SMTP id v4QFrZlu030980 for ; Fri, 26 May 2017 11:54:59 -0400 Received: from e32.co.us.ibm.com (e32.co.us.ibm.com [32.97.110.150]) by mx0b-001b2d01.pphosted.com with ESMTP id 2appht24ve-1 (version=TLSv1.2 cipher=AES256-SHA bits=256 verify=NOT) for ; Fri, 26 May 2017 11:54:59 -0400 Received: from localhost by e32.co.us.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted for from ; Fri, 26 May 2017 09:54:59 -0600 Received: from b03cxnp08025.gho.boulder.ibm.com (9.17.130.17) by e32.co.us.ibm.com (192.168.1.132) with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted; Fri, 26 May 2017 09:54:56 -0600 Received: from b03ledav003.gho.boulder.ibm.com (b03ledav003.gho.boulder.ibm.com [9.17.130.234]) by b03cxnp08025.gho.boulder.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id v4QFst7m11075924; Fri, 26 May 2017 08:54:55 -0700 Received: from b03ledav003.gho.boulder.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 80FFC6A03F; Fri, 26 May 2017 09:54:55 -0600 (MDT) Received: from oc3016140333.ibm.com (unknown [9.41.179.225]) by b03ledav003.gho.boulder.ibm.com (Postfix) with ESMTP id 35B796A042; Fri, 26 May 2017 09:54:55 -0600 (MDT) From: Eddie James To: openbmc@lists.ozlabs.org Cc: joel@jms.id.au, clg@kaod.org, "Edward A. James" Subject: [PATCH linux dev-4.10 v3] arm: dts: aspeed: Add missing clock sources for barreleye Date: Fri, 26 May 2017 10:54:53 -0500 X-Mailer: git-send-email 1.8.3.1 X-TM-AS-GCONF: 00 x-cbid: 17052615-0004-0000-0000-0000123B79DB X-IBM-SpamModules-Scores: X-IBM-SpamModules-Versions: BY=3.00007121; HX=3.00000241; KW=3.00000007; PH=3.00000004; SC=3.00000212; SDB=6.00865894; UDB=6.00430048; IPR=6.00645755; BA=6.00005375; NDR=6.00000001; ZLA=6.00000005; ZF=6.00000009; ZB=6.00000000; ZP=6.00000000; ZH=6.00000000; ZU=6.00000002; MB=3.00015596; XFM=3.00000015; UTC=2017-05-26 15:54:58 X-IBM-AV-DETECTION: SAVI=unused REMOTE=unused XFE=unused x-cbparentid: 17052615-0005-0000-0000-00007F7718EC Message-Id: <1495814093-27659-1-git-send-email-eajames@linux.vnet.ibm.com> X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:, , definitions=2017-05-26_10:, , signatures=0 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=1 malwarescore=0 phishscore=0 adultscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.0.1-1703280000 definitions=main-1705260286 X-BeenThere: openbmc@lists.ozlabs.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: Development list for OpenBMC List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 26 May 2017 15:55:06 -0000 From: "Edward A. James" Reorganize flash controllers into the ast2400 config and edit all the ast2400 machine configs. Barreleye wasn't booting with the new aspeed-smc driver. Signed-off-by: Edward A. James --- arch/arm/boot/dts/aspeed-bmc-opp-barreleye.dts | 44 ++++++++-------------- arch/arm/boot/dts/aspeed-bmc-opp-firestone.dts | 37 ++++++------------ arch/arm/boot/dts/aspeed-bmc-opp-garrison.dts | 45 ++++++---------------- arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts | 52 ++++++++------------------ arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts | 38 ++++++------------- arch/arm/boot/dts/aspeed-g4.dtsi | 34 +++++++++++++++++ 6 files changed, 102 insertions(+), 148 deletions(-) diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-barreleye.dts b/arch/arm/boot/dts/aspeed-bmc-opp-barreleye.dts index be1f2d1..7a616bb 100644 --- a/arch/arm/boot/dts/aspeed-bmc-opp-barreleye.dts +++ b/arch/arm/boot/dts/aspeed-bmc-opp-barreleye.dts @@ -31,34 +31,6 @@ }; }; - ahb { - bmc_pnor: fmc@1e620000 { - reg = < 0x1e620000 0x94 - 0x20000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-fmc"; - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; -#include "aspeed-bmc-opp-flash-layout.dtsi" - }; - }; - - host_pnor: spi@1e630000 { - reg = < 0x1e630000 0x18 - 0x30000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-spi"; - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - label = "pnor"; - }; - }; - }; - leds { compatible = "gpio-leds"; @@ -76,6 +48,22 @@ }; }; +&bmc_pnor { + status = "okay"; + flash@0 { + status = "okay"; + m25p,fast-read; +#include "aspeed-bmc-opp-flash-layout.dtsi" + }; +}; + +&host_pnor { + flash@0 { + status = "okay"; + m25p,fast-read; + }; +}; + &pinctrl { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flbusy_default &pinctrl_flwp_default diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-firestone.dts b/arch/arm/boot/dts/aspeed-bmc-opp-firestone.dts index fe63621..46684db 100644 --- a/arch/arm/boot/dts/aspeed-bmc-opp-firestone.dts +++ b/arch/arm/boot/dts/aspeed-bmc-opp-firestone.dts @@ -50,34 +50,21 @@ gpios = <&gpio ASPEED_GPIO(A, 2) GPIO_ACTIVE_LOW>; }; }; +}; - ahb { - fmc@1e620000 { - reg = < 0x1e620000 0x94 - 0x20000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-fmc"; - - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; +&bmc_pnor { + status = "okay"; + flash@0 { + status = "okay"; + m25p,fast-read; #include "aspeed-bmc-opp-flash-layout.dtsi" - }; - }; + }; +}; - spi@1e630000 { - reg = < 0x1e630000 0x18 - 0x30000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-spi"; - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - label = "pnor"; - }; - }; +&host_pnor { + flash@0 { + status = "okay"; + m25p,fast-read; }; }; diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-garrison.dts b/arch/arm/boot/dts/aspeed-bmc-opp-garrison.dts index 121612a..8ab53fd 100644 --- a/arch/arm/boot/dts/aspeed-bmc-opp-garrison.dts +++ b/arch/arm/boot/dts/aspeed-bmc-opp-garrison.dts @@ -30,42 +30,21 @@ reg = <0x5f000000 0x01000000>; /* 16MB */ }; }; +}; - ahb { - - bmc_pnor: fmc@1e620000 { - reg = < 0x1e620000 0x94 - 0x20000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-fmc"; - aspeed,fmc-has-dma; - interrupts = <19>; - clocks = <&clk_ahb>; - clock-names = "ahb"; - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - m25p,fast-read; +&bmc_pnor { + status = "okay"; + flash@0 { + status = "okay"; + m25p,fast-read; #include "aspeed-bmc-opp-flash-layout.dtsi" - }; - }; + }; +}; - host_pnor: spi@1e630000 { - reg = < 0x1e630000 0x18 - 0x30000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-spi"; - clocks = <&clk_ahb>; - clock-names = "ahb"; - flash { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - label = "pnor"; - m25p,fast-read; - }; - }; +&host_pnor { + flash@0 { + status = "okay"; + m25p,fast-read; }; }; diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts b/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts index b4faa1d..e55abe6 100644 --- a/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts +++ b/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts @@ -47,42 +47,6 @@ }; }; - ahb { - bmc_pnor: fmc@1e620000 { - reg = < 0x1e620000 0x94 - 0x20000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-fmc"; - aspeed,fmc-has-dma; - interrupts = <19>; - clocks = <&clk_ahb>; - clock-names = "ahb"; - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - m25p,fast-read; -#include "aspeed-bmc-opp-flash-layout.dtsi" - }; - }; - - host_pnor: spi@1e630000 { - reg = < 0x1e630000 0x18 - 0x30000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-spi"; - clocks = <&clk_ahb>; - clock-names = "ahb"; - flash { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - label = "pnor"; - m25p,fast-read; - }; - }; - }; - gpio-fsi { compatible = "fsi-master-gpio", "fsi-master"; @@ -94,6 +58,22 @@ }; }; +&bmc_pnor { + status = "okay"; + flash@0 { + status = "okay"; + m25p,fast-read; +#include "aspeed-bmc-opp-flash-layout.dtsi" + }; +}; + +&host_pnor { + flash@0 { + status = "okay"; + m25p,fast-read; + }; +}; + &pinctrl { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_flbusy_default &pinctrl_flwp_default diff --git a/arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts b/arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts index 7132460..5cd7029 100644 --- a/arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts +++ b/arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts @@ -30,35 +30,21 @@ reg = <0x47800000 0x00800000>; /* 8MB */ }; }; +}; - ahb { - bmc_pnor: fmc@1e620000 { - reg = < 0x1e620000 0x94 - 0x20000000 0x02000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-fmc"; - aspeed,fmc-has-dma; - interrupts = <19>; - flash@0 { - reg = < 0 >; - compatible = "jedec,spi-nor" ; +&bmc_pnor { + status = "okay"; + flash@0 { + status = "okay"; + m25p,fast-read; #include "aspeed-bmc-opp-flash-layout.dtsi" - }; - }; + }; +}; - host_pnor: spi@1e630000 { - reg = < 0x1e630000 0x18 - 0x30000000 0x01000000 >; - #address-cells = <1>; - #size-cells = <0>; - compatible = "aspeed,ast2400-smc"; - flash { - reg = < 0 >; - compatible = "jedec,spi-nor" ; - label = "pnor"; - }; - }; +&host_pnor { + flash@0 { + status = "okay"; + m25p,fast-read; }; }; diff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspeed-g4.dtsi index d8827d5..9fb7889 100644 --- a/arch/arm/boot/dts/aspeed-g4.dtsi +++ b/arch/arm/boot/dts/aspeed-g4.dtsi @@ -44,6 +44,40 @@ #size-cells = <1>; ranges; + bmc_pnor: fmc@1e620000 { + reg = < 0x1e620000 0x94 + 0x20000000 0x02000000 >; + #address-cells = <1>; + #size-cells = <0>; + compatible = "aspeed,ast2400-fmc"; + status = "disabled"; + aspeed,fmc-has-dma; + interrupts = <19>; + clocks = <&clk_ahb>; + clock-names = "ahb"; + flash@0 { + reg = < 0 >; + compatible = "jedec,spi-nor" ; + status = "disabled"; + }; + }; + + host_pnor: spi@1e630000 { + reg = < 0x1e630000 0x18 + 0x30000000 0x02000000 >; + #address-cells = <1>; + #size-cells = <0>; + compatible = "aspeed,ast2400-spi"; + status = "disabled"; + clocks = <&clk_ahb>; + clock-names = "ahb"; + flash@0 { + reg = < 0 >; + compatible = "jedec,spi-nor" ; + status = "disabled"; + }; + }; + vic: interrupt-controller@1e6c0080 { compatible = "aspeed,ast2400-vic"; interrupt-controller; -- 1.8.3.1