From: Imre Deak <imre.deak@intel.com>
Subject: [PATCH] drm/i915/gen9_lp: Fix DMC DC counter debugfs
 output
Date: Wed, 31 Oct 2018 22:02:20 +0200
Message-ID: <20181031200220.11608-1-imre.deak@intel.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <intel-gfx-bounces@lists.freedesktop.org>
Received: from mga11.intel.com (mga11.intel.com [192.55.52.93])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 712C76E390
 for <intel-gfx@lists.freedesktop.org>; Wed, 31 Oct 2018 20:02:23 +0000 (UTC)
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>
To: intel-gfx@lists.freedesktop.org
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
List-Id: intel-gfx@lists.freedesktop.org

T24gR0VOOSBMUCAoQlhUL0dMSykgREM2IGlzIG5vdCBzdXBwb3J0ZWQsIHNvIGRvbid0IHByaW50
IHRoZSBjb3VudGVyCm9uIHRob3NlIHBsYXRmb3Jtcy4gU28gZmFyIHdlIGRpZCB0aGlzIG9uIEdM
SyB0b28uCgpUZXN0Y2FzZTogaWd0L3BtX2RjL2RjNi1kcG1zCkNjOiBKeW90aSBZYWRhdiA8anlv
dGkuci55YWRhdkBpbnRlbC5jb20+CkNjOiBSb2RyaWdvIFZpdmkgPHJvZHJpZ28udml2aUBpbnRl
bC5jb20+ClNpZ25lZC1vZmYtYnk6IEltcmUgRGVhayA8aW1yZS5kZWFrQGludGVsLmNvbT4KLS0t
CiBkcml2ZXJzL2dwdS9kcm0vaTkxNS9pOTE1X2RlYnVnZnMuYyB8IDE0ICsrKysrKystLS0tLS0t
CiAxIGZpbGUgY2hhbmdlZCwgNyBpbnNlcnRpb25zKCspLCA3IGRlbGV0aW9ucygtKQoKZGlmZiAt
LWdpdCBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZGVidWdmcy5jIGIvZHJpdmVycy9ncHUv
ZHJtL2k5MTUvaTkxNV9kZWJ1Z2ZzLmMKaW5kZXggMDQxMzE5ZDQ4Y2EzLi5lMTE3MTRhYTFjYTkg
MTAwNjQ0Ci0tLSBhL2RyaXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZGVidWdmcy5jCisrKyBiL2Ry
aXZlcnMvZ3B1L2RybS9pOTE1L2k5MTVfZGVidWdmcy5jCkBAIC0yOTE2LDE1ICsyOTE2LDE1IEBA
IHN0YXRpYyBpbnQgaTkxNV9kbWNfaW5mbyhzdHJ1Y3Qgc2VxX2ZpbGUgKm0sIHZvaWQgKnVudXNl
ZCkKIAlzZXFfcHJpbnRmKG0sICJ2ZXJzaW9uOiAlZC4lZFxuIiwgQ1NSX1ZFUlNJT05fTUFKT1Io
Y3NyLT52ZXJzaW9uKSwKIAkJICAgQ1NSX1ZFUlNJT05fTUlOT1IoY3NyLT52ZXJzaW9uKSk7CiAK
LQlpZiAoSVNfQlJPWFRPTihkZXZfcHJpdikpIHsKLQkJc2VxX3ByaW50ZihtLCAiREMzIC0+IERD
NSBjb3VudDogJWRcbiIsCi0JCQkgICBJOTE1X1JFQUQoQlhUX0NTUl9EQzNfREM1X0NPVU5UKSk7
Ci0JfSBlbHNlIGlmIChJU19HRU4oZGV2X3ByaXYsIDksIDExKSkgewotCQlzZXFfcHJpbnRmKG0s
ICJEQzMgLT4gREM1IGNvdW50OiAlZFxuIiwKLQkJCSAgIEk5MTVfUkVBRChTS0xfQ1NSX0RDM19E
QzVfQ09VTlQpKTsKKwlpZiAoSU5URUxfR0VOKGRldl9wcml2KSA+IDExKQorCQlnb3RvIG91dDsK
KworCXNlcV9wcmludGYobSwgIkRDMyAtPiBEQzUgY291bnQ6ICVkXG4iLAorCQkgICBJOTE1X1JF
QUQoSVNfQlJPWFRPTihkZXZfcHJpdikgPyBCWFRfQ1NSX0RDM19EQzVfQ09VTlQgOgorCQkJCQkJ
ICAgIFNLTF9DU1JfREMzX0RDNV9DT1VOVCkpOworCWlmICghSVNfR0VOOV9MUChkZXZfcHJpdikp
CiAJCXNlcV9wcmludGYobSwgIkRDNSAtPiBEQzYgY291bnQ6ICVkXG4iLAogCQkJICAgSTkxNV9S
RUFEKFNLTF9DU1JfREM1X0RDNl9DT1VOVCkpOwotCX0KIAogb3V0OgogCXNlcV9wcmludGYobSwg
InByb2dyYW0gYmFzZTogMHglMDh4XG4iLCBJOTE1X1JFQUQoQ1NSX1BST0dSQU0oMCkpKTsKLS0g
CjIuMTMuMgoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18K
SW50ZWwtZ2Z4IG1haWxpbmcgbGlzdApJbnRlbC1nZnhAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0
dHBzOi8vbGlzdHMuZnJlZWRlc2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vaW50ZWwtZ2Z4Cg==