Content-Type: multipart/mixed; boundary="===============0630171928947785476=="
MIME-Version: 1.0
From: Sumit Gupta <sumitg@nvidia.com>
To: kbuild-all@lists.01.org
Subject: [Patch v3 4/9] arm64: tegra: Add node for CBB1.0 in Tegra194 SOC
Date: Tue, 21 Dec 2021 18:21:12 +0530
Message-ID: <20211221125117.6545-5-sumitg@nvidia.com>
In-Reply-To: <20211221125117.6545-1-sumitg@nvidia.com>
List-Id: <oe-kbuild-all.lists.linux.dev>

--===============0630171928947785476==
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable

Adding device tree nodes to enable the driver for handling errors from
Control Backbone(CBB). CBB version 1.0 is used in Tegra194 SOC.

Signed-off-by: Sumit Gupta <sumitg@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 62 +++++++++++++++++++++++-
 1 file changed, 61 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts=
/nvidia/tegra194.dtsi
index 851e049b3519..dddc4982b35a 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -22,7 +22,7 @@
 		#size-cells =3D <1>;
 		ranges =3D <0x0 0x0 0x0 0x40000000>;
 =

-		misc(a)100000 {
+		apbmisc: misc(a)100000 {
 			compatible =3D "nvidia,tegra194-misc";
 			reg =3D <0x00100000 0xf000>,
 			      <0x0010f000 0x1000>;
@@ -87,6 +87,27 @@
 			gpio-controller;
 		};
 =

+		cbb-noc(a)2300000 {
+			compatible =3D "nvidia,tegra194-cbb-noc";
+			reg =3D <0x02300000 0x1000>;
+			interrupts =3D <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH>;
+			nvidia,axi2apb =3D <&axi2apb>;
+			nvidia,apbmisc =3D <&apbmisc>;
+			status =3D "okay";
+		};
+
+		axi2apb: axi2apb(a)2390000 {
+			compatible =3D "nvidia,tegra194-axi2apb";
+			reg =3D <0x2390000 0x1000>,
+			    <0x23a0000 0x1000>,
+			    <0x23b0000 0x1000>,
+			    <0x23c0000 0x1000>,
+			    <0x23d0000 0x1000>,
+			    <0x23e0000 0x1000>;
+			status =3D "okay";
+		 };
+
 		ethernet(a)2490000 {
 			compatible =3D "nvidia,tegra194-eqos",
 				     "nvidia,tegra186-eqos",
@@ -1359,6 +1380,26 @@
 			#phy-cells =3D <0>;
 		};
 =

+		sce-noc(a)b600000 {
+			compatible =3D "nvidia,tegra194-sce-noc";
+			reg =3D <0xb600000 0x1000>;
+			interrupts =3D <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
+			nvidia,axi2apb =3D <&axi2apb>;
+			nvidia,apbmisc =3D <&apbmisc>;
+			status =3D "okay";
+		};
+
+		rce-noc(a)be00000 {
+			compatible =3D "nvidia,tegra194-rce-noc";
+			reg =3D <0xbe00000 0x1000>;
+			interrupts =3D <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
+			nvidia,axi2apb =3D <&axi2apb>;
+			nvidia,apbmisc =3D <&apbmisc>;
+			status =3D "okay";
+		};
+
 		hsp_aon: hsp(a)c150000 {
 			compatible =3D "nvidia,tegra194-hsp", "nvidia,tegra186-hsp";
 			reg =3D <0x0c150000 0x90000>;
@@ -1374,6 +1415,15 @@
 			#mbox-cells =3D <2>;
 		};
 =

+		aon-noc(a)c600000 {
+			compatible =3D "nvidia,tegra194-aon-noc";
+			reg =3D <0xc600000 0x1000>;
+			interrupts =3D <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>;
+			nvidia,apbmisc =3D <&apbmisc>;
+			status =3D "okay";
+		};
+
 		gen2_i2c: i2c(a)c240000 {
 			compatible =3D "nvidia,tegra194-i2c";
 			reg =3D <0x0c240000 0x10000>;
@@ -1552,6 +1602,16 @@
 			status =3D "okay";
 		};
 =

+		bpmp-noc(a)d600000 {
+			compatible =3D "nvidia,tegra194-bpmp-noc";
+			reg =3D <0xd600000 0x1000>;
+			interrupts =3D <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
+			nvidia,axi2apb =3D <&axi2apb>;
+			nvidia,apbmisc =3D <&apbmisc>;
+			status =3D "okay";
+		};
+
 		host1x(a)13e00000 {
 			compatible =3D "nvidia,tegra194-host1x";
 			reg =3D <0x13e00000 0x10000>,
-- =

2.17.1

--===============0630171928947785476==--