From: Miguel Ojeda <ojeda@kernel.org>
To: gregkh@linuxfoundation.org
Cc: farbere@amazon.com,
	patches@lists.linux.dev,
	sashal@kernel.org,
	stable@vger.kernel.org,
	tglx@linutronix.de,
	Huacai Chen <chenhuacai@loongson.cn>,
	Tianyang Zhang <zhangtianyang@loongson.cn>
Subject: Re: [PATCH 6.12 017/460] kexec: Consolidate machine_kexec_mask_interrupts() implementation
Date: Wed, 25 Mar 2026 01:10:22 +0100
Message-ID: <20260325001022.57697-1-ojeda@kernel.org>
In-Reply-To: <20260323134527.084575420@linuxfoundation.org>
References: <20260323134527.084575420@linuxfoundation.org>
Precedence: bulk
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

On Mon, 23 Mar 2026 14:40:13 +0100 Greg Kroah-Hartman <gregkh@linuxfoundation.org> wrote:
>
> 6.12-stable review patch.  If anyone has any objections, please let me know.
>
> ------------------
>
> From: Eliav Farber <farbere@amazon.com>
>
> [ Upstream commit bad6722e478f5b17a5ceb039dfb4c680cf2c0b48 ]
>
> Consolidate the machine_kexec_mask_interrupts implementation into a common
> function located in a new file: kernel/irq/kexec.c. This removes duplicate
> implementations from architecture-specific files in arch/arm, arch/arm64,
> arch/powerpc, and arch/riscv, reducing code duplication and improving
> maintainability.
>
> The new implementation retains architecture-specific behavior for
> CONFIG_GENERIC_IRQ_KEXEC_CLEAR_VM_FORWARD, which was previously implemented
> for ARM64. When enabled (currently for ARM64), it clears the active state
> of interrupts forwarded to virtual machines (VMs) before handling other
> interrupt masking operations.
>
> Signed-off-by: Eliav Farber <farbere@amazon.com>
> Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
> Link: https://lore.kernel.org/all/20241204142003.32859-2-farbere@amazon.com
> Stable-dep-of: 20197b967a6a ("powerpc/kexec/core: use big-endian types for crash variables")
> Signed-off-by: Sasha Levin <sashal@kernel.org>

Please see my note at:

  https://lore.kernel.org/stable/20260325000600.57287-1-ojeda@kernel.org/

I hope that helps!

Cc: Huacai Chen <chenhuacai@loongson.cn>,
Cc: Tianyang Zhang <zhangtianyang@loongson.cn>

Cheers,
Miguel