Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1HNVVk-0007Gn-Li
	for qemu-devel@nongnu.org; Sat, 03 Mar 2007 09:47:00 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1HNVVg-0007GT-9g
	for qemu-devel@nongnu.org; Sat, 03 Mar 2007 09:46:59 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1HNVVg-0007GQ-2L
	for qemu-devel@nongnu.org; Sat, 03 Mar 2007 09:46:56 -0500
Received: from ns.suse.de ([195.135.220.2] helo=mx1.suse.de)
	by monty-python.gnu.org with esmtps
	(TLS-1.0:DHE_RSA_AES_256_CBC_SHA:32) (Exim 4.52) id 1HNVVf-0003Jt-IY
	for qemu-devel@nongnu.org; Sat, 03 Mar 2007 09:46:55 -0500
From: Andreas Schwab <schwab@suse.de>
Subject: Re: [Qemu-devel] [PATCH] pcnet32 driver change, please test
References: <20070302.175333.1622572844.imp@bsdimp.com>
	<200703030101.56126.paul@codesourcery.com>
	<jemz2uvd2u.fsf@sykes.suse.de>
	<20070303.062452.129711022.imp@bsdimp.com>
Date: Sat, 03 Mar 2007 15:46:52 +0100
In-Reply-To: <20070303.062452.129711022.imp@bsdimp.com> (M. Warner Losh's
	message of "Sat, 03 Mar 2007 06:24:52 -0700 (MST)")
Message-ID: <jefy8ms7tv.fsf@sykes.suse.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: quoted-printable
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: "M. Warner Losh" <imp@bsdimp.com>
Cc: qemu-devel@nongnu.org

"M. Warner Losh" <imp@bsdimp.com> writes:

> Except that compilers use the convention that was described above.
> Big endian MIPS definitely uses a different bit ordering for C bit
> fields than little endian MIPS.

There is actually a difference between *bitfield* ordering and *bit*
ordering.  The former always follows the byte ordering, whereas the latte=
r
is only a property of the ISA and has no influence on the ABI or API.

Andreas.

--=20
Andreas Schwab, SuSE Labs, schwab@suse.de
SuSE Linux Products GmbH, Maxfeldstra=DFe 5, 90409 N=FCrnberg, Germany
PGP key fingerprint =3D 58CA 54C7 6D53 942B 1756  01D3 44D5 214B 8276 4ED=
5
"And now for something completely different."