kvm-riscv
1,145 threads 13,295 messages Latest
About Subsystems, Archive
- Subsystems
- KVM RISC-V
- Archive
- lore.kernel.org/kvm-riscv
Show bot threadsBotsLatest activityActivityNewest threadsNewMost repliesRepliesMost participantsPeople
- iommu/riscv: Add nested translation (vIOMMU) support In review 8 replies
- RISC-V: KVM: Fix G-stage page table memory leak on VM destroy In review 1 reply
- riscv: cfi: parse riscv_nousercfi before riscv_fill_hwcap() New 0 replies
- KVM: riscv: Only fast-path dirty-log write faults on host-writable leaves New 0 replies
- KVM: riscv: Only fast-path dirty-log write faults on host-writable leaves Superseded 4 replies
- riscv: ACPI boot and BRS-I SBI tests New 0 replies
- mm: change behavior of pXdp_get()/pXd_page() in compile-time folded pgtable In review 1 reply
- RISC-V: KVM: Flush VS-stage TLB before reusing a host CPU In review 12 replies
- RISC-V: KVM: Redirect misaligned MMIO fault to guest New 0 replies
- iommu/riscv: Add hardware dirty tracking for second-stage domains In review 6 replies
- riscv: optimize mode switch latency for Vector In review 7 replies
- KVM: Ensure WAIT requests actually wait In review 6 replies
- iommu/riscv: Add hardware dirty tracking for second-stage domains Superseded 3 replies
- riscv: ACPI boot and BRS-I SBI tests Superseded 14 replies
- mm: make VMA flag semantics explicit, eliminate VM_SPECIAL Applied 12 replies
- riscv: Deprecate userspace vector control interfaces In review 5 replies
- treewide: Replace __ASSEMBLY__ with __ASSEMBLER__ in header files In review 4 replies
- iommu/riscv: Add hardware dirty tracking for second-stage domains Superseded 13 replies
- iommu/riscv: Add irqbypass support without MSI page table In review 6 replies
- riscv: KVM: Add hart-to-vCPU mapping for faster MSI injection New 0 replies
- riscv: KVM: Add hart-to-vCPU mapping for faster MSI injection Superseded 2 replies
- KVM: riscv: Unify and optimize FP register loops New 0 replies
- riscv, arm64, powerpc: Align the FDT staging buffer to 8 bytes New 0 replies
- RISC-V Devroom at FOSDEM 2027 0 replies
- RISC-V: KVM: Preserve resident guest Vector state New 0 replies
- RISC-V: KVM: Fix out-of-bounds index into aia_irq2bitpos[] In review 1 reply
- RISC-V: KVM: Validate PMU counter info using available counters New 0 replies
- KVM: riscv: Unify and optimize FP register loops Superseded 0 replies
- riscv: sbi: Fix timer delay measurement race New 0 replies
- riscv: sbi: Fix timer delay measurement race Superseded 2 replies
- RISC-V: KVM: Do not touch the envcfg CSRs on the SiFive P550 New 0 replies
- RISC-V: KVM: Fix builds without CONFIG_RISCV_ISA_V In review 1 reply
- RISC-V: KVM: Order IMSIC VS-file write before releasing vsfile_lock New 0 replies
- RISC-V: KVM: Fix double free of the split page cache In review 1 reply
- KVM/riscv changes for 7.4 In review 3 replies
- RISC-V: KVM: Allow Zicclsm, Ziccamoa, Ziccif, Za64rs in guest In review 1 reply
- MAINTAINERS: name the kvm-riscv/linux riscv_kvm_next branch In review 1 reply
- RISC-V: KVM: Do not touch the envcfg CSRs on the SiFive P550 Superseded 1 reply
- RISC-V: KVM: Don't write MMIO load result to x0 In review 1 reply
- RISC-V: KVM: Convert IMSIC vsfile_lock to a raw spinlock In review 2 replies
- RISC-V: KVM: Use a raw lock for IMSIC wakeup state In review 5 replies
- KVM: riscv: Set Accessed bit in dirty-log write fault fast path In review 1 reply
- RISC-V: KVM: Disable all hpmcounter access for VS/VU mode 0 replies
- RISC-V: KVM: Disable all hpmcounter access for VS/VU mode 0 replies
- iommu/riscv: Add hardware dirty tracking for second-stage domains Superseded 15 replies
- riscv: Place the FDT after the kernel's image_size New 0 replies
- KVM: selftests: Reserve memslot 1 for ucall MMIO In review 1 reply
- iommu/riscv: Add nested translation (vIOMMU) support Superseded 8 replies
- riscv/kvm: Only context-switch senvcfg where it exists In review 7 replies
- mm: change behavior of pXdp_get()/pXd_page() in compile-time folded pgtable Superseded 8 replies