Skip to contentSkip to conversation

Hexagon: Implement basic cache-flush support

PATCH In review Richard Kuo 1 participant 1 message Nov 1, 2011 Qualcomm hexagon architecture

lore
Share & tools
lore
#0 lore raw

PATCH v5 25/36 Hexagon: Implement basic cache-flush support

---
 arch/hexagon/include/asm/cache.h      |   34 +++++++++
 arch/hexagon/include/asm/cacheflush.h |   99 +++++++++++++++++++++++++
 arch/hexagon/mm/cache.c               |  128 +++++++++++++++++++++++++++++++++
 3 files changed, 261 insertions(+), 0 deletions(-)
 create mode 100644 arch/hexagon/include/asm/cache.h
 create mode 100644 arch/hexagon/include/asm/cacheflush.h
 create mode 100644 arch/hexagon/mm/cache.c
arch/hexagon/include/asm/cache.h new file +34 -0
new file mode 100644
index 0000000..0f01de2
@@ -0,0 +1,34 @@
+/*
+ * Cache definitions for the Hexagon architecture
+ *
+ * Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
+ * 02110-1301, USA.
+ */
+
+#ifndef __ASM_CACHE_H
+#define __ASM_CACHE_H
+
+/* Bytes per L1 cache line */
+#define L1_CACHE_SHIFT		(5)
+#define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)
+
+#define __cacheline_aligned	__aligned(L1_CACHE_BYTES)
+#define ____cacheline_aligned	__aligned(L1_CACHE_BYTES)
+
+/* See http://kerneltrap.org/node/15100  */
+#define __read_mostly
+
+#endif
arch/hexagon/include/asm/cacheflush.h new file +99 -0

99 lines not on this page · raw message

arch/hexagon/mm/cache.c new file +128 -0

128 lines not on this page · raw message

Signature · 7 lines
1.7.1


--

Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.