mpc85xx: Add the ability to set LCRR[CLKDIV] to improve R/W speed of flash

PATCH New Kumar Gala 1 participant 1 message Apr 21, 2010

lore

Share & tools

lore

Kumar Gala

author

2010-04-21 12:52 UTC #0 lore raw

PATCH 1/1 mpc85xx: Add the ability to set LCRR[CLKDIV] to improve R/W speed of flash

From: Lan Chunhe <[email protected]>

Signed-off-by Lan Chunhe <[email protected]>

Signed-off-by Roy Zang <[email protected]>

Signed-off-by Kumar Gala <[email protected]>

---
 arch/ppc/cpu/mpc85xx/cpu_init.c |   15 +++++++++++++++
 arch/ppc/include/asm/fsl_lbc.h  |    6 +++++-
 2 files changed, 20 insertions(+), 1 deletions(-)

arch/ppc/cpu/mpc85xx/cpu_init.c +15 -0

index 9aea776..99431dc 100644
@@ -262,6 +262,10 @@ void cpu_init_f (void)
 
 int cpu_init_r(void)
 {
+#ifdef CONFIG_SYS_LBC_LCRR
+	volatile ccsr_lbc_t *lbc = (void *)(CONFIG_SYS_MPC85xx_LBC_ADDR);
+#endif
+
 	puts ("L2:    ");
 
 #if defined(CONFIG_L2_CACHE)

@@ -385,6 +389,17 @@ int cpu_init_r(void)
 #if defined(CONFIG_MP)
 	setup_mp();
 #endif
+
+#ifdef CONFIG_SYS_LBC_LCRR
+	/*
+	 * Modify the CLKDIV field of LCRR register to improve the writing
+	 * speed for NOR flash.
+	 */
+	clrsetbits_be32(&lbc->lcrr, LCRR_CLKDIV, CONFIG_SYS_LBC_LCRR);
+	__raw_readl(&lbc->lcrr);
+	isync();
+#endif
+
 	return 0;
 }

arch/ppc/include/asm/fsl_lbc.h +5 -1

index 5723de6..dfe8f79 100644
@@ -1,5 +1,5 @@
 /*
- * Copyright (C) 2004-2008 Freescale Semiconductor, Inc.
+ * Copyright (C) 2004-2008,2010 Freescale Semiconductor, Inc.
  *
  * See file CREDITS for list of people who contributed to this
  * project.

@@ -125,8 +125,12 @@
 #define OR_GPCM_SETA_SHIFT		3
 #define OR_GPCM_TRLX			0x00000004
 #define OR_GPCM_TRLX_SHIFT		2
+#define OR_GPCM_TRLX_CLEAR		0x00000000
+#define OR_GPCM_TRLX_SET		0x00000004
 #define OR_GPCM_EHTR			0x00000002
 #define OR_GPCM_EHTR_SHIFT		1
+#define OR_GPCM_EHTR_CLEAR		0x00000000
+#define OR_GPCM_EHTR_SET		0x00000002
 #define OR_GPCM_EAD			0x00000001
 #define OR_GPCM_EAD_SHIFT		0

Signature · 1 line

1.6.0.6