Skip to contentSkip to conversation

ARM: dts: sunxi: q8 A13 tablet backlight support

PATCH RESEND Superseded Hans de Goede 2 participants 7 messages Sep 29, 2015 – Oct 11, 2015

Subsystems (2)

v2 of 3 Superseded Latest is v3 →

lore
Share & tools
lore
#0 lore raw

v2 cover ARM: dts: sunxi: q8 A13 tablet backlight support

Hi Maxime,

This series seems to have fallen through the cracks, hence this resend.

Regards,

Hans

#1 lore raw

PATCH RESEND v2 1/4 ARM: dts: sun5i: Add PWM controller node for A13/A10s

The sun5i die has a PWM controller that is compatible to the one on the A20. Add a device node for it.

---
 arch/arm/boot/dts/sun5i.dtsi | 8 ++++++++
 1 file changed, 8 insertions(+)
arch/arm/boot/dts/sun5i.dtsi +8 -0
index 78b993a..5e036a4 100644
@@ -543,6 +543,14 @@
 			reg = <0x01c20c90 0x10>;
 		};
 
+		pwm: pwm at 01c20e00 {
+			compatible = "allwinner,sun7i-a20-pwm";
+			reg = <0x01c20e00 0xc>;
+			clocks = <&osc24M>;
+			#pwm-cells = <3>;
+			status = "disabled";
+		};
+
 		lradc: lradc at 01c22800 {
 			compatible = "allwinner,sun4i-a10-lradc-keys";
 			reg = <0x01c22800 0x100>;
Signature · 1 line
2.5.0
#2 lore raw

PATCH RESEND v2 2/4 ARM: dts: sun5i: Add PWM channel 0 pinmux setting for A13/A10s

In reply to Hans de Goede

Add a pinmux setting for the first pwm channel. This is often used for backlight dimming on tablets.

---
 arch/arm/boot/dts/sun5i.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)
arch/arm/boot/dts/sun5i.dtsi +7 -0
index 5e036a4..f0714d3 100644
@@ -529,6 +529,13 @@
 				allwinner,drive = <SUN4I_PINCTRL_30_MA>;
 				allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
 			};
+
+			pwm0_pins: pwm0 {
+				allwinner,pins = "PB2";
+				allwinner,function = "pwm";
+				allwinner,drive = <SUN4I_PINCTRL_10_MA>;
+				allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
+			};
 		};
 
 		timer at 01c20c00 {
Signature · 1 line
2.5.0
#3 lore raw

PATCH RESEND v2 3/4 ARM: dts: sunxi: Enable PWM controller on Q8 format tablets

In reply to Hans de Goede

From: Chen-Yu Tsai <[email protected]>

Q8 format tablets use channel 0 of the PWM controller for backlight dimming.

---
Changes in v2:
-Enable the pwm controller in sunxi-q8-common.dtsi rather then in
sun8i-q8-common.dtsi

---
 arch/arm/boot/dts/sunxi-q8-common.dtsi | 6 ++++++
 1 file changed, 6 insertions(+)
arch/arm/boot/dts/sunxi-q8-common.dtsi +6 -0
index 17b26ff..b824146 100644
@@ -75,3 +75,9 @@
 		voltage = <400000>;
 	};
 };
+
+&pwm {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pwm0_pins>;
+	status = "okay";
+};
Signature · 1 line
2.5.0
#4 lore raw

PATCH RESEND v2 4/4 ARM: dts: sun5i: Add backlight node to sun5i-q8-common.dtsi

In reply to Hans de Goede

All A13 based q8 formfactor tablets use the same backlight setup, add a backlight devicetree node for controlling the backlight on these devices.

---
Changes in v2:
-Drop the comment about DCDC1SW, the axp209 used on A13 boards does not
have a DCDC1SW

---
 arch/arm/boot/dts/sun5i-q8-common.dtsi | 10 ++++++++++
 1 file changed, 10 insertions(+)
arch/arm/boot/dts/sun5i-q8-common.dtsi +10 -0
index 0641d68..a78e189 100644
@@ -41,11 +41,21 @@
  */
 #include "sunxi-q8-common.dtsi"
 
+#include <dt-bindings/pwm/pwm.h>
+
 / {
 	aliases {
 		serial0 = &uart1;
 	};
 
+	backlight: backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm 0 50000 PWM_POLARITY_INVERTED>;
+		brightness-levels = <0 10 20 30 40 50 60 70 80 90 100>;
+		default-brightness-level = <8>;
+		/* TODO: backlight uses axp gpio1 as enable pin */
+	};
+
 	chosen {
 		stdout-path = "serial0:115200n8";
 	};
Signature · 1 line
2.5.0
#5 lore raw

v2 cover ARM: dts: sunxi: q8 A13 tablet backlight support

In reply to Hans de Goede

Hi,

Quoted 4 lines · Hans de Goede

Hi Maxime,

This series seems to have fallen through the cracks, hence this resend.

No, it didn't fall through the cracks, I asked a question on the first patch and never got a reply.

The way we handled *all* the controllers so far is that the compatible was representing what the controllers what features the controller was exposing. This is the case for the clocks or pinctrl for example.

We should be consistent with that (beside the fact that using a compatible from a later SoC is wrong).

Maxime

Signature · 10 lines
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20151001/cbee7732/attachment.sig>
#6 lore raw

Hi,

Quoted 11 lines · Maxime Ripard

Hi,

Quoted 4 lines · Hans de Goede

Hi Maxime,

This series seems to have fallen through the cracks, hence this resend.

No, it didn't fall through the cracks, I asked a question on the first patch and never got a reply.

Quoted 6 lines

The way we handled *all* the controllers so far is that the compatible was representing what the controllers what features the controller was exposing. This is the case for the clocks or pinctrl for example.

We should be consistent with that (beside the fact that using a compatible from a later SoC is wrong).

Ah ok, I somehow missed that reply, a pwm patch to add the compatibles
+ v3 of the dts patches is coming up.

Regards,

Hans