Skip to contentSkip to conversation

arm: socfpga: Fix QSPI doesn't work on socdk board

PATCH Superseded shengjiangwu 2 participants 2 messages Dec 18, 2015

lore
Share & tools
lore
#0 lore raw

PATCH v2 1/1 arm: socfpga: Fix QSPI doesn't work on socdk board

Updated pinmux group MIXED1IO[15-20] for QSPI. Updated QSPI clock.

Cc Chin Liang See <[email protected]>
Cc Dinh Nguyen <[email protected]>
Cc Dinh Nguyen <[email protected]>
Cc Pavel Machek <[email protected]>
Cc Marek Vasut <[email protected]>
Cc Stefan Roese <[email protected]>

---
Changes for v2:
- fixed wrong perpll for QSPI

---
 board/altera/cyclone5-socdk/qts/pll_config.h |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
board/altera/cyclone5-socdk/qts/pll_config.h +1 -1
index 5b754ac..4abd2e0 100644
@@ -32,7 +32,7 @@
 #define CONFIG_HPS_PERPLLGRP_VCO_PSRC 0
 #define CONFIG_HPS_PERPLLGRP_EMAC0CLK_CNT 3
 #define CONFIG_HPS_PERPLLGRP_EMAC1CLK_CNT 3
-#define CONFIG_HPS_PERPLLGRP_PERQSPICLK_CNT 1
+#define CONFIG_HPS_PERPLLGRP_PERQSPICLK_CNT 511
 #define CONFIG_HPS_PERPLLGRP_PERNANDSDMMCCLK_CNT 4
 #define CONFIG_HPS_PERPLLGRP_PERBASECLK_CNT 4
 #define CONFIG_HPS_PERPLLGRP_S2FUSER1CLK_CNT 511
Signature · 1 line
1.7.9.5
#1 lore raw

PATCH v2 1/1 arm: socfpga: Fix QSPI doesn't work on socdk board

Hi Shangjiang

Quoted 10 lines · shengjiangwu

Updated pinmux group MIXED1IO[15-20] for QSPI. Updated QSPI clock.

Cc Chin Liang See <[email protected]>
Cc Dinh Nguyen <[email protected]>
Cc Dinh Nguyen <[email protected]>
Cc Pavel Machek <[email protected]>
Cc Marek Vasut <[email protected]>
Cc Stefan Roese <[email protected]>
Quoted 7 lines

---
Changes for v2:
- fixed wrong perpll for QSPI

---
 board/altera/cyclone5-socdk/qts/pll_config.h |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

I believe you forget to put back the pinmux change here.

Thanks
Chin Liang

Quoted 14 lines
board/altera/cyclone5-socdk/qts/pll_config.h +1 -1
index 5b754ac..4abd2e0 100644
@@ -32,7 +32,7 @@
 #define CONFIG_HPS_PERPLLGRP_VCO_PSRC 0
 #define CONFIG_HPS_PERPLLGRP_EMAC0CLK_CNT 3
 #define CONFIG_HPS_PERPLLGRP_EMAC1CLK_CNT 3
-#define CONFIG_HPS_PERPLLGRP_PERQSPICLK_CNT 1
+#define CONFIG_HPS_PERPLLGRP_PERQSPICLK_CNT 511
 #define CONFIG_HPS_PERPLLGRP_PERNANDSDMMCCLK_CNT 4
 #define CONFIG_HPS_PERPLLGRP_PERBASECLK_CNT 4
 #define CONFIG_HPS_PERPLLGRP_S2FUSER1CLK_CNT 511