Skip to contentSkip to conversation

Patch "[PATCH 017/135] clk: xgene: Fix divider with non-zero shift value" has been added to the 4.4-stable tree

PATCH [email protected] 1 participant 1 message Sep 9, 2016

Subsystems (2)
lore
Share & tools
lore

[email protected]

author maintainer Applied
#0 lore raw

This is a note to let you know that I've just added the patch titled

[PATCH 017/135] clk: xgene: Fix divider with non-zero shift value

to the 4.4-stable tree which can be found at:
http://www.kernel.org/git/?p=linux/kernel/git/stable/stable-queue.git;a=summary

The filename of the patch is:
0017-clk-xgene-Fix-divider-with-non-zero-shift-value.patch
and it can be found in the queue-4.4 subdirectory.

If you, or anyone else, feels it should not be added to the stable tree, please let <[email protected]> know about it.

Quoted 1 line

From a9a06362673e662cf7a194d37388b409a4e1abbc Mon Sep 17 00:00:00 2001

From: Loc Ho <[email protected]>
Date: Thu, 19 Nov 2015 12:20:30 -0700
Subject: [PATCH 017/135] clk: xgene: Fix divider with non-zero shift value

[ Upstream commit 1382ea631ddddb634850a3795527db0feeff5aaf ]

The X-Gene clock driver missed the divider shift operation when set the divider value.

Fixes 308964caeebc ("clk: Add APM X-Gene SoC clock driver")
---
 drivers/clk/clk-xgene.c |    3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)
drivers/clk/clk-xgene.c +2 -1
@@ -351,7 +351,8 @@ static int xgene_clk_set_rate(struct clk
 		/* Set new divider */
 		data = xgene_clk_read(pclk->param.divider_reg +
 				pclk->param.reg_divider_offset);
-		data &= ~((1 << pclk->param.reg_divider_width) - 1);
+		data &= ~((1 << pclk->param.reg_divider_width) - 1)
+				<< pclk->param.reg_divider_shift;
 		data |= divider;
 		xgene_clk_write(data, pclk->param.divider_reg +
 					pclk->param.reg_divider_offset);

Patches currently in stable-queue which might be from [email protected] are

queue-4.4/0017-clk-xgene-Fix-divider-with-non-zero-shift-value.patch