FAILED: patch "[PATCH] drm/amd/powerplay/smu7: disable mclk switching for high" failed to apply to 4.12-stable tree
Subsystems (3)
[email protected]
maintainerThe patch below does not apply to the 4.12-stable tree.
If someone wants it applied there, or to any other stable or longterm tree, then please email the backport, including the original git commit id to <[email protected]>.
thanks,
greg k-h
------------------ original commit in Linus's tree ------------------
Quoted 1 line
From
ae5037dcfeef6f90e0b352e05e45d89700cefa23Mon Sep 17 00:00:00 2001
From: Alex Deucher <[email protected]>
Date: Thu, 11 May 2017 13:57:41 -0400
Subject: [PATCH] drm/amd/powerplay/smu7: disable mclk switching for high
refresh rates
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Even if the vblank period would allow it, it still seems to be problematic on some cards.
Acked-by Christian König <[email protected]>
Signed-off-by Alex Deucher <[email protected]>
drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c +2 -1
@@ -2793,7 +2793,8 @@ static int smu7_apply_state_adjust_rules(struct pp_hwmgr *hwmgr, disable_mclk_switching = ((1 < info.display_count) || disable_mclk_switching_for_frame_lock || -smu7_vblank_too_short (hwmgr, mode_info.vblank_time_us)); +smu7_vblank_too_short (hwmgr, mode_info.vblank_time_us) || + (mode_info.refresh_rate >120 )); sclk = smu7_ps->performance_levels[0 ].engine_clock; mclk = smu7_ps->performance_levels[0 ].memory_clock;