Skip to contentSkip to conversation

dt-bindings: imx: update pinctrl doc for imx6sll

PATCH New Bai Ping 2 participants 4 messages Mar 19, 2018 – Mar 23, 2018

Subsystems (4)
lore
Share & tools
lore

Bai Ping

author maintainer
#0 lore raw

PATCH v6 1/2 dt-bindings: imx: update pinctrl doc for imx6sll

Add pinctrl binding doc update for imx6sll.

---
changes v2-v3:
- add generic config binding

change v3->v4:
- add SION bit define
- fix typo
- move the pin header file to dts patch.

change v4->v5:
- drop generic config, use the old fsl pin config style

change v5->v6:
- no change
---

 .../bindings/pinctrl/fsl,imx6sll-pinctrl.txt       | 40 ++++++++++++++++++++++
 1 file changed, 40 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/pinctrl/fsl,imx6sll-pinctrl.txt
Documentation/devicetree/bindings/pinctrl/fsl,imx6sll-pinctrl.txt new file +40 -0
new file mode 100644
index 0000000..175e893
@@ -0,0 +1,40 @@
+* Freescale i.MX6 SLL IOMUX Controller
+
+Please refer to fsl,imx-pinctrl.txt in this directory for common binding part
+and usage.
+
+Required properties:
+- compatible: "fsl,imx6sll-iomuxc"
+- fsl,pins: each entry consists of 6 integers and represents the mux and config
+  setting for one pin.  The first 5 integers <mux_reg conf_reg input_reg mux_val
+  input_val> are specified using a PIN_FUNC_ID macro, which can be found in
+  imx6sll-pinfunc.h under device tree source folder.  The last integer CONFIG is
+  the pad setting value like pull-up on this pin.  Please refer to i.MX6SLL
+  Reference Manual for detailed CONFIG settings.
+
+CONFIG bits definition:
+PAD_CTL_LVE			(1 << 22)
+PAD_CTL_HYS                     (1 << 16)
+PAD_CTL_PUS_100K_DOWN           (0 << 14)
+PAD_CTL_PUS_47K_UP              (1 << 14)
+PAD_CTL_PUS_100K_UP             (2 << 14)
+PAD_CTL_PUS_22K_UP              (3 << 14)
+PAD_CTL_PUE                     (1 << 13)
+PAD_CTL_PKE                     (1 << 12)
+PAD_CTL_ODE                     (1 << 11)
+PAD_CTL_SPEED_LOW               (0 << 6)
+PAD_CTL_SPEED_MED               (1 << 6)
+PAD_CTL_SPEED_HIGH              (3 << 6)
+PAD_CTL_DSE_DISABLE             (0 << 3)
+PAD_CTL_DSE_260ohm              (1 << 3)
+PAD_CTL_DSE_130ohm              (2 << 3)
+PAD_CTL_DSE_87ohm               (3 << 3)
+PAD_CTL_DSE_65ohm               (4 << 3)
+PAD_CTL_DSE_52ohm               (5 << 3)
+PAD_CTL_DSE_43ohm               (6 << 3)
+PAD_CTL_DSE_37ohm               (7 << 3)
+PAD_CTL_SRE_FAST                (1 << 0)
+PAD_CTL_SRE_SLOW                (0 << 0)
+
+Refer to imx6sll-pinfunc.h in device tree source folder for all available
+imx6sll PIN_FUNC_ID.
Signature · 1 line
1.9.1
author maintainer
#1 lore raw

PATCH v6 2/2 pinctrl: imx: Add pinctrl driver support for imx6sll

Add pinctrl driver support for imx6sll.

---
changes v2->v3
- switch the pinctrl driver to use generic pinconfig based on imx7ulp

changes v3->v4
- remove the unecessary log print
- add SION support
- update the license identifier to SPDX

change v4->v5
- drop generic pin config, use the old fsl pin config

change v5->v6:
- minor typo fix
- remove unused header include
---

 drivers/pinctrl/freescale/Kconfig           |   7 +
 drivers/pinctrl/freescale/Makefile          |   1 +
 drivers/pinctrl/freescale/pinctrl-imx6sll.c | 360 ++++++++++++++++++++++++++++
 3 files changed, 368 insertions(+)
 create mode 100644 drivers/pinctrl/freescale/pinctrl-imx6sll.c
drivers/pinctrl/freescale/Kconfig +7 -0
index 4dbc576..0d8ba1e 100644
@@ -82,6 +82,13 @@ config PINCTRL_IMX6SL
 	help
 	  Say Y here to enable the imx6sl pinctrl driver
 
+config PINCTRL_IMX6SLL
+	bool "IMX6SLL pinctrl driver"
+	depends on SOC_IMX6SLL
+	select PINCTRL_IMX
+	help
+	  Say Y here to enable the imx6sll pinctrl driver
+
 config PINCTRL_IMX6SX
 	bool "IMX6SX pinctrl driver"
 	depends on SOC_IMX6SX
drivers/pinctrl/freescale/Makefile +1 -0
index 19bb9a5..368be8c 100644
@@ -12,6 +12,7 @@ obj-$(CONFIG_PINCTRL_IMX53)	+= pinctrl-imx53.o
 obj-$(CONFIG_PINCTRL_IMX6Q)	+= pinctrl-imx6q.o
 obj-$(CONFIG_PINCTRL_IMX6Q)	+= pinctrl-imx6dl.o
 obj-$(CONFIG_PINCTRL_IMX6SL)	+= pinctrl-imx6sl.o
+obj-$(CONFIG_PINCTRL_IMX6SLL)	+= pinctrl-imx6sll.o
 obj-$(CONFIG_PINCTRL_IMX6SX)	+= pinctrl-imx6sx.o
 obj-$(CONFIG_PINCTRL_IMX6UL)	+= pinctrl-imx6ul.o
 obj-$(CONFIG_PINCTRL_IMX7D)	+= pinctrl-imx7d.o
drivers/pinctrl/freescale/pinctrl-imx6sll.c new file +360 -0

360 lines not on this page · raw message

Signature · 1 line
1.9.1
#2 lore raw

PATCH v6 2/2 pinctrl: imx: Add pinctrl driver support for imx6sll

Quoted 14 lines · Bai Ping

Add pinctrl driver support for imx6sll.

---
changes v2->v3
- switch the pinctrl driver to use generic pinconfig based on imx7ulp

changes v3->v4
- remove the unecessary log print
- add SION support
- update the license identifier to SPDX

Quoted 6 lines

change v4->v5
- drop generic pin config, use the old fsl pin config

change v5->v6:
- minor typo fix
- remove unused header include

Patch applied.

Yours,
Linus Walleij

#3 lore raw

PATCH v6 1/2 dt-bindings: imx: update pinctrl doc for imx6sll

In reply to Bai Ping
Quoted 14 lines · Bai Ping

Add pinctrl binding doc update for imx6sll.

---
changes v2-v3:
- add generic config binding

change v3->v4:
- add SION bit define
- fix typo
- move the pin header file to dts patch.

Quoted 5 lines

change v4->v5:
- drop generic config, use the old fsl pin config style

change v5->v6:
- no change

Patch applied.

Yours,
Linus Walleij