Skip to contentSkip to conversation

Random fixes for sb1250

PATCH New Thiemo Seufer 1 participant 1 message Jun 18, 2006 MIPS

lore
Share & tools
lore
#0 lore raw

PATCH 1/1 Random fixes for sb1250

Hello All,

some random improvements for sb1250: Silence compiler warnings, a bugfix for the profiling code, and a comment typo.

Thiemo

arch/mips/sibyte/sb1250/irq.c +6 -2
index 0f6e54d..f853c32 100644
@@ -435,13 +435,17 @@ static inline int dclz(unsigned long lon
 	return lz;
 }
 
+extern void sb1250_timer_interrupt(struct pt_regs *regs);
+extern void sb1250_mailbox_interrupt(struct pt_regs *regs);
+extern void sb1250_kgdb_interrupt(struct pt_regs *regs);
+
 asmlinkage void plat_irq_dispatch(struct pt_regs *regs)
 {
 	unsigned int pending;
 
 #ifdef CONFIG_SIBYTE_SB1250_PROF
 	/* Set compare to count to silence count/compare timer interrupts */
-	write_c0_count(read_c0_count());
+	write_c0_compare(read_c0_count());
 #endif
 
 	/*
@@ -482,7 +486,7 @@ #endif
 		 * Default...we've hit an IP[2] interrupt, which means we've
 		 * got to check the 1250 interrupt registers to figure out what
 		 * to do.  Need to detect which CPU we're on, now that
-		 ~ smp_affinity is supported.
+		 * smp_affinity is supported.
 		 */
 		mask = __raw_readq(IOADDR(A_IMR_REGISTER(smp_processor_id(),
 		                              R_IMR_INTERRUPT_STATUS_BASE)));