Move machine specific code to board at s3c64xx (v2)
Subsystems (2)
PATCH 1/1 Move machine specific code to board at s3c64xx (v2)
Move machine specific code to smdk6400.
Some board use OneNAND instead of NAND.
Some register MP0_CS_CFG[5:0] are controled by both h/w and s/w. So it's better to use macro instead of hard-coded value.
---
board/samsung/smdk6400/lowlevel_init.S +7 -0
@@ -104,6 +104,13 @@ lowlevel_init: bl nand_asm_init #endif + /* Memory subsystem address 0x7e00f120 */ + ldr r0, =ELFIN_MEM_SYS_CFG + + /* Xm0CSn2 = NFCON CS0, Xm0CSn3 = NFCON CS1 */ + mov r1, #S3C64XX_MEM_SYS_CFG_NAND + str r1, [r0] + bl mem_ctrl_asm_init /* Wakeup support. Don't know if it's going to be used, untested. */
cpu/arm1176/s3c64xx/cpu_init.S +0 -7
@@ -28,13 +28,6 @@ .globl mem_ctrl_asm_init mem_ctrl_asm_init: - /* Memory subsystem address 0x7e00f120 */ - ldr r0, =ELFIN_MEM_SYS_CFG - - /* Xm0CSn2 = NFCON CS0, Xm0CSn3 = NFCON CS1 */ - mov r1, #0xd - str r1, [r0] - /* DMC1 base address 0x7e001000 */ ldr r0, =ELFIN_DMC1_BASE
include/s3c6400.h +5 -0
@@ -380,6 +380,11 @@*/ #define ELFIN_MEM_SYS_CFG 0x7e00f120 +#define S3C64XX_MEM_SYS_CFG_16BIT (1 << 12) + +#define S3C64XX_MEM_SYS_CFG_NAND 0x0008 +#define S3C64XX_MEM_SYS_CFG_ONENAND S3C64XX_MEM_SYS_CFG_16BIT +#define GPACON (ELFIN_GPIO_BASE + GPACON_OFFSET)#define GPADAT (ELFIN_GPIO_BASE + GPADAT_OFFSET)#define GPAPUD (ELFIN_GPIO_BASE + GPAPUD_OFFSET)
PATCH 1/1 Move machine specific code to board at s3c64xx (v2)
Hi,
If there's no objection, could you apply this patch to ARM git tree?
Thank you,
Kyungmin Park
Quoted 65 lines · Kyungmin Park
Move machine specific code to smdk6400.
Some board use OneNAND instead of NAND.Some register MP0_CS_CFG[5:0] are controled by both h/w and s/w. So it's better to use macro instead of hard-coded value.
Signed-off-by Kyungmin Park <[email protected]>---
board/samsung/smdk6400/lowlevel_init.S +0
-0@@ -104,6 +104,13 @@ lowlevel_init:? ? ? ?bl
nand_asm_init
?#endif+ ? ? ? /* Memory subsystem address
0x7e00f120*/
+ ? ? ? ldr ? ? r0, =ELFIN_MEM_SYS_CFGboard/samsung/smdk6400/lowlevel_init.S +5
-0+ + ? ? ? /* Xm0CSn2 = NFCON CS0, Xm0CSn3 = NFCON CS1 */ + ? ? ? mov ? ? r1, #S3C64XX_MEM_SYS_CFG_NAND + ? ? ? str ? ? r1, [r0] +? ? ? ?bl ? ? ?mem_ctrl_asm_init
?/* Wakeup support. Don't know if it's going to be used, untested. */
cpu/arm1176/s3c64xx/cpu_init.S +0
-0@@ -28,13 +28,6 @@? ? ? ?.globl
mem_ctrl_asm_init
?mem_ctrl_asm_init:
- ? ? ? /* Memory subsystem address0x7e00f120*/
- ? ? ? ldr ? ? r0, =ELFIN_MEM_SYS_CFGcpu/arm1176/s3c64xx/cpu_init.S +0
-5- - ? ? ? /* Xm0CSn2 = NFCON CS0, Xm0CSn3 = NFCON CS1 */ - ? ? ? mov ? ? r1, #0xd - ? ? ? str ? ? r1, [r0] -? ? ? ?/* DMC1 base address
0x7e001000*/
? ? ? ?ldr ? ? r0, =ELFIN_DMC1_BASEinclude/s3c6400.h +0
-0@@ -380,6 +380,11 @@?*/
?#defineELFIN_MEM_SYS_CFG? ? ?0x7e00f120include/s3c6400.h +5
-0+#define S3C64XX_MEM_SYS_CFG_16BIT ? ? ?(1 << 12) + +#define S3C64XX_MEM_SYS_CFG_NAND ? ? ? 0x0008 +#define S3C64XX_MEM_SYS_CFG_ONENAND ? ?S3C64XX_MEM_SYS_CFG_16BIT +?#define GPACON ? ? ? ? (
ELFIN_GPIO_BASE+GPACON_OFFSET) ?#define GPADAT ? ? ? ? (ELFIN_GPIO_BASE+GPADAT_OFFSET) ?#define GPAPUD ? ? ? ? (ELFIN_GPIO_BASE+GPAPUD_OFFSET)
_______________________________________________
U-Boot mailing list
U-Boot at lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot
PATCH 1/1 Move machine specific code to board at s3c64xx (v2)
Quoted 3 lines · Kyungmin Park
Hi,
If there's no objection, could you apply this patch to ARM git tree?
Just one question
is the OneNand always 16bits?
Best Regards,
J.
PATCH 1/1 Move machine specific code to board at s3c64xx (v2)
Quoted 7 lines · Jean-Christophe PLAGNIOL-VILLARD
Quoted 3 lines · Kyungmin Park
Hi,
If there's no objection, could you apply this patch to ARM git tree?
Just one question
is the OneNand always 16bits?
Sure as I know, there's no exception.
Thank you,
Kyungmin Park
Jean-Christophe PLAGNIOL-VILLARD
AppliedPATCH 1/1 Move machine specific code to board at s3c64xx (v2)
In reply to Kyungmin ParkQuoted 8 lines · Kyungmin Park
Move machine specific code to smdk6400.
Some board use OneNAND instead of NAND.Some register MP0_CS_CFG[5:0] are controled by both h/w and s/w. So it's better to use macro instead of hard-coded value.
Signed-off-by Kyungmin Park <[email protected]>---
Applied
Best Regards,
J.