Skip to contentSkip to conversation

Regmap cached only when write happen to register

DISCUSSION Laxman Dewangan 2 participants 2 messages May 14, 2012

lore
Share & tools
lore
#0 lore raw

Hi Mark,
When debugging on register caching, found that register is getting cached only when write happen to the register otherwise it will not get cached even any number of read happen. Is it by intended or there is opportunity to enhance it so that during read also we can cache it.\?

Thanks,
Laxman

#1 lore raw
Quoted 5 lines · Laxman Dewangan

When debugging on register caching, found that register is getting cached only when write happen to the register otherwise it will not get cached even any number of read happen.
Is it by intended or there is opportunity to enhance it so that during read also we can cache it.\?

If you check -next you should find that the current code already caches any single register read.