Skip to contentSkip to conversation

ARM: dts: OMAP5: add pmu node

PATCH New Nathan Lynch 2 participants 2 messages Mar 19, 2014 – May 5, 2014 Device tree bindings

lore
Share & tools
lore
#0 lore raw

PATCH v2 1/1 ARM: dts: OMAP5: add pmu node

Expose the PMU on OMAP5.

Tested with perf on OMAP5 uEVM.

---

Changes since v1:
- Use symbolic constants.

 arch/arm/boot/dts/omap5.dtsi | 6 ++++++
 1 file changed, 6 insertions(+)
arch/arm/boot/dts/omap5.dtsi +6 -0
index a72813a9663e..ccb38944c85a 100644
@@ -76,6 +76,12 @@
 			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>;
 	};
 
+	pmu {
+		compatible = "arm,cortex-a15-pmu";
+		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
 	gic: interrupt-controller at 48211000 {
 		compatible = "arm,cortex-a15-gic";
 		interrupt-controller;
Signature · 1 line
1.8.3.1
#1 lore raw

PATCH v2 1/1 ARM: dts: OMAP5: add pmu node

Quoted 5 lines · Nathan Lynch

Expose the PMU on OMAP5.

Tested with perf on OMAP5 uEVM.

Applying into omap-for-v3.16/dt thanks.

Tony

Quoted 33 lines

---

Changes since v1:
- Use symbolic constants.

 arch/arm/boot/dts/omap5.dtsi | 6 ++++++
 1 file changed, 6 insertions(+)
arch/arm/boot/dts/omap5.dtsi +6 -0
index a72813a9663e..ccb38944c85a 100644
@@ -76,6 +76,12 @@
 			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>;
 	};
 
+	pmu {
+		compatible = "arm,cortex-a15-pmu";
+		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
+	};
+
 	gic: interrupt-controller at 48211000 {
 		compatible = "arm,cortex-a15-gic";
 		interrupt-controller;
Signature · 6 lines
1.8.3.1

--
To unsubscribe from this list: send the line "unsubscribe linux-omap" in
the body of a message to majordomo at vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html