Skip to contentSkip to conversation

staging: rtl8723au: core style issue

PATCH In review Paul McQuade 2 participants 2 messages Oct 27, 2014 – Oct 29, 2014 Staging

lore
Share & tools
lore
#0 lore raw

PATCH 2/2 staging: rtl8723au: core style issue

spaces required around %

---
 drivers/staging/rtl8723au/core/rtw_recv.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)
drivers/staging/rtl8723au/core/rtw_recv.c +2 -2
index 5bc7734..6343d49a 100644
@@ -2381,7 +2381,7 @@ void rtw_signal_stat_timer_hdl23a(unsigned long data)
 		if (!check_fwstate(&adapter->mlmepriv, _FW_UNDER_SURVEY)) {
 			tmp_s = (avg_signal_strength + (_alpha - 1) *
 				 recvpriv->signal_strength);
-			if (tmp_s %_alpha)
+			if (tmp_s % _alpha)
 				tmp_s = tmp_s / _alpha + 1;
 			else
 				tmp_s = tmp_s / _alpha;
@@ -2390,7 +2390,7 @@ void rtw_signal_stat_timer_hdl23a(unsigned long data)
 
 			tmp_q = (avg_signal_qual + (_alpha - 1) *
 				 recvpriv->signal_qual);
-			if (tmp_q %_alpha)
+			if (tmp_q % _alpha)
 				tmp_q = tmp_q / _alpha + 1;
 			else
 				tmp_q = tmp_q / _alpha;
Signature · 1 line
1.9.1
maintainer
#1 lore raw
Quoted 6 lines · Paul McQuade

spaces required around %

---
 drivers/staging/rtl8723au/core/rtw_recv.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

Your subject does not make sense :(