Skip to contentSkip to conversation

drivers/ddr/altera: Add the DDR controller driver for SoCFPGA

PATCH Superseded dinguyen at opensource.altera.com 3 participants 6 messages Apr 15, 2015 – Apr 16, 2015

Subsystems (2)

v1 of 4 Superseded Latest is v4 →

lore
Share & tools
lore
#0 lore raw

cover drivers/ddr/altera: Add the DDR controller driver for SoCFPGA

From: Dinh Nguyen <[email protected]>

Hello,

The following 2 patches adds the DDR controller driver that is in the Altera SoCFPGA platform. This driver is needed for the SPL on the platform.

Thanks,

Dinh Nguyen (2):
driver/ddr/altera: Add DDR driver for Altera's SDRAM controller driver/ddr/altera/: Add the sdram calibration portion

 Makefile                                         |    1 +
 arch/arm/include/asm/arch-socfpga/sdram.h        |  294 ++
 arch/arm/include/asm/arch-socfpga/sdram_config.h |  100 +
 drivers/ddr/altera/Makefile                      |   12 +
 drivers/ddr/altera/sdram.c                       |  827 +++++
 drivers/ddr/altera/sequencer.c                   | 3907 ++++++++++++++++++++++
 drivers/ddr/altera/sequencer.h                   |  328 ++
 drivers/ddr/altera/sequencer_auto.h              |  128 +
 drivers/ddr/altera/sequencer_auto_ac_init.c      |   85 +
 drivers/ddr/altera/sequencer_auto_inst_init.c    |  270 ++
 drivers/ddr/altera/sequencer_defines.h           |  121 +
 scripts/Makefile.spl                             |    1 +
 12 files changed, 6074 insertions(+)
 create mode 100644 arch/arm/include/asm/arch-socfpga/sdram.h
 create mode 100644 arch/arm/include/asm/arch-socfpga/sdram_config.h
 create mode 100644 drivers/ddr/altera/Makefile
 create mode 100644 drivers/ddr/altera/sdram.c
 create mode 100644 drivers/ddr/altera/sequencer.c
 create mode 100644 drivers/ddr/altera/sequencer.h
 create mode 100644 drivers/ddr/altera/sequencer_auto.h
 create mode 100644 drivers/ddr/altera/sequencer_auto_ac_init.c
 create mode 100644 drivers/ddr/altera/sequencer_auto_inst_init.c
 create mode 100644 drivers/ddr/altera/sequencer_defines.h
Signature · 1 line
2.2.1
#1 lore raw

PATCH 1/2 driver/ddr/altera: Add DDR driver for Altera's SDRAM controller

From: Dinh Nguyen <[email protected]>

This patch enables the SDRAM controller that is used on Altera's SoCFPGA family. This patch configures the SDRAM controller based on a configuration file that is generated from the Quartus tool, sdram_config.h.

---
 Makefile                                         |   1 +
 arch/arm/include/asm/arch-socfpga/sdram.h        | 294 ++++++++
 arch/arm/include/asm/arch-socfpga/sdram_config.h | 100 +++
 drivers/ddr/altera/sdram.c                       | 827 +++++++++++++++++++++++
 scripts/Makefile.spl                             |   1 +
 5 files changed, 1223 insertions(+)
 create mode 100644 arch/arm/include/asm/arch-socfpga/sdram.h
 create mode 100644 arch/arm/include/asm/arch-socfpga/sdram_config.h
 create mode 100644 drivers/ddr/altera/sdram.c
Makefile +1 -0
index f1bce44..3ea3cd1 100644
@@ -645,6 +645,7 @@ libs-y += drivers/power/ \
 libs-y += drivers/spi/
 libs-$(CONFIG_FMAN_ENET) += drivers/net/fm/
 libs-$(CONFIG_SYS_FSL_DDR) += drivers/ddr/fsl/
+libs-$(CONFIG_ALTERA_SDRAM) += drivers/ddr/altera/
 libs-y += drivers/serial/
 libs-y += drivers/usb/eth/
 libs-y += drivers/usb/gadget/
arch/arm/include/asm/arch-socfpga/sdram.h new file +294 -0

294 lines not on this page · raw message

arch/arm/include/asm/arch-socfpga/sdram_config.h new file +100 -0

100 lines not on this page · raw message

drivers/ddr/altera/sdram.c new file +827 -0

827 lines not on this page · raw message

scripts/Makefile.spl +1 -0
index fcacb7f..a04b286 100644
@@ -60,6 +60,7 @@ libs-$(CONFIG_SPL_GPIO_SUPPORT) += drivers/gpio/
 libs-$(CONFIG_SPL_MMC_SUPPORT) += drivers/mmc/
 libs-$(CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT) += drivers/ddr/fsl/
 libs-$(CONFIG_SYS_MVEBU_DDR) += drivers/ddr/mvebu/
+libs-$(CONFIG_ALTERA_SDRAM) += drivers/ddr/altera/
 libs-$(CONFIG_SPL_SERIAL_SUPPORT) += drivers/serial/
 libs-$(CONFIG_SPL_SPI_FLASH_SUPPORT) += drivers/mtd/spi/
 libs-$(CONFIG_SPL_SPI_SUPPORT) += drivers/spi/
Signature · 1 line
2.2.1
#2 lore raw

PATCH 2/2 driver/ddr/altera/: Add the sdram calibration portion

In reply to dinguyen at opensource.altera.com

From: Dinh Nguyen <[email protected]>

This patch adds the DDR calibration portion of the Altera SDRAM driver.

---
 drivers/ddr/altera/Makefile                   |   12 +
 drivers/ddr/altera/sequencer.c                | 3907 +++++++++++++++++++++++++
 drivers/ddr/altera/sequencer.h                |  328 +++
 drivers/ddr/altera/sequencer_auto.h           |  128 +
 drivers/ddr/altera/sequencer_auto_ac_init.c   |   85 +
 drivers/ddr/altera/sequencer_auto_inst_init.c |  270 ++
 drivers/ddr/altera/sequencer_defines.h        |  121 +
 7 files changed, 4851 insertions(+)
 create mode 100644 drivers/ddr/altera/Makefile
 create mode 100644 drivers/ddr/altera/sequencer.c
 create mode 100644 drivers/ddr/altera/sequencer.h
 create mode 100644 drivers/ddr/altera/sequencer_auto.h
 create mode 100644 drivers/ddr/altera/sequencer_auto_ac_init.c
 create mode 100644 drivers/ddr/altera/sequencer_auto_inst_init.c
 create mode 100644 drivers/ddr/altera/sequencer_defines.h
drivers/ddr/altera/Makefile new file +12 -0
new file mode 100644
index 0000000..38fba57
@@ -0,0 +1,12 @@
+#
+# (C) Copyright 2000-2003
+# Wolfgang Denk, DENX Software Engineering, wd at denx.de.
+#
+# (C) Copyright 2010, Thomas Chou <[email protected]>
+# Copyright (C) 2014 Altera Corporation <www.altera.com>
+#
+# SPDX-License-Identifier:	GPL-2.0+
+#
+
+obj-$(CONFIG_ALTERA_SDRAM) += sdram.o sequencer.o sequencer_auto_ac_init.o \
+			  sequencer_auto_inst_init.o
drivers/ddr/altera/sequencer.c new file +3907 -0

2,988 lines not on this page · raw message

drivers/ddr/altera/sequencer.h new file +328 -0

328 lines not on this page · raw message

drivers/ddr/altera/sequencer_auto.h new file +128 -0

128 lines not on this page · raw message

drivers/ddr/altera/sequencer_auto_ac_init.c new file +85 -0

85 lines not on this page · raw message

drivers/ddr/altera/sequencer_auto_inst_init.c new file +270 -0

270 lines not on this page · raw message

drivers/ddr/altera/sequencer_defines.h new file +121 -0

121 lines not on this page · raw message

The rest of this diff is not shown. View the raw message.

Signature · 1 line
2.2.1

Part of the diff is not shown here. View the raw message.

#3 lore raw

cover drivers/ddr/altera: Add the DDR controller driver for SoCFPGA

In reply to dinguyen at opensource.altera.com
Quoted 7 lines · dinguyen at opensource.altera.com

From: Dinh Nguyen <[email protected]>

Hello,

The following 2 patches adds the DDR controller driver that is in the Altera SoCFPGA platform. This driver is needed for the SPL on the platform.

Hi,

current u-boot-socfpga/master doesn't build. Can you please send me a patch(set) for it, so it builds, so I can send it upstream before I start digging in these DRAM patches ?

Thanks!

Best regards,
Marek Vasut

#4 lore raw

cover drivers/ddr/altera: Add the DDR controller driver for SoCFPGA

Quoted 10 lines · Marek Vasut
Quoted 7 lines · dinguyen at opensource.altera.com

From: Dinh Nguyen <[email protected]>

Hello,

The following 2 patches adds the DDR controller driver that is in the Altera SoCFPGA platform. This driver is needed for the SPL on the platform.

Quoted 6 lines

Hi,

current u-boot-socfpga/master doesn't build. Can you please send me a patch(set) for it, so it builds, so I can send it upstream before I start digging in these DRAM patches ?

Oops, apologize for that, will rebase and resend.

Thanks,
Dinh

#5 lore raw

cover drivers/ddr/altera: Add the DDR controller driver for SoCFPGA

Quoted 13 lines · Dinh Nguyen
Quoted 12 lines · Marek Vasut

On Wednesday, April 15, 2015 at 11:14:50 PM,
dinguyen at opensource.altera.com

Quoted 7 lines · wrote:

From: Dinh Nguyen <[email protected]>

Hello,

The following 2 patches adds the DDR controller driver that is in the Altera SoCFPGA platform. This driver is needed for the SPL on the platform.

Quoted 7 lines
Quoted 5 lines

Hi,

current u-boot-socfpga/master doesn't build. Can you please send me a patch(set) for it, so it builds, so I can send it upstream before I start digging in these DRAM patches ?

Oops, apologize for that, will rebase and resend.

Resend what ? It does not build right now, as it is ...

Best regards,
Marek Vasut