Skip to contentSkip to conversation

ARM: dts: imx6qdl-sabreauto: Allow HDMI and LVDS to work simultaneously

PATCH New Fabio Estevam 2 participants 2 messages Jul 13, 2015 – Jul 14, 2015

Subsystems (2)
lore
Share & tools
lore
#0 lore raw

PATCH v4 1/1 ARM: dts: imx6qdl-sabreauto: Allow HDMI and LVDS to work simultaneously

Currently it is not possible to have HDMI and LVDS working simultaneously, because both ports try to use PLL5.

Move the LVDS clock parent to PLL3_USB_OTG, so that HDMI and LVDS can be driven from independent sources.

With this change the LDB pixel clock goes to 68.57 MHz, which is still within the valid range for the HSD100PXN1 LVDS panel.

---
Changes since v4:
- Apply against a clean tree

 arch/arm/boot/dts/imx6qdl-sabreauto.dtsi | 8 ++++++--
 1 file changed, 6 insertions(+), 2 deletions(-)
arch/arm/boot/dts/imx6qdl-sabreauto.dtsi +6 -2
index 6b17b85..8d52481 100644
@@ -93,9 +93,13 @@
 &clks {
 	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
 			  <&clks IMX6QDL_PLL4_BYPASS>,
-			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
+			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>,
+			  <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
+			  <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
 	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
-				<&clks IMX6QDL_PLL4_BYPASS_SRC>;
+				 <&clks IMX6QDL_PLL4_BYPASS_SRC>,
+				 <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
+				 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
 	assigned-clock-rates = <0>, <0>, <24576000>;
 };
 
Signature · 1 line
1.9.1
Applied
#1 lore raw

PATCH v4 1/1 ARM: dts: imx6qdl-sabreauto: Allow HDMI and LVDS to work simultaneously

Quoted 10 lines · Fabio Estevam

Currently it is not possible to have HDMI and LVDS working simultaneously, because both ports try to use PLL5.

Move the LVDS clock parent to PLL3_USB_OTG, so that HDMI and LVDS can be driven from independent sources.

With this change the LDB pixel clock goes to 68.57 MHz, which is still within the valid range for the HSD100PXN1 LVDS panel.

Applied, thanks.