Skip to contentSkip to conversation

ARM: dts: imx6: Do not hardcode the CLKO clock

PATCH New Fabio Estevam 2 participants 2 messages Apr 27, 2016

Subsystems (2)
Device tree bindings Arm i.MX and Layerscape
lore
Share & tools
lore

Fabio Estevam

author reviewer
#0 lore raw

PATCH 1/1 ARM: dts: imx6: Do not hardcode the CLKO clock

From: Fabio Estevam <[email protected]>

Using "IMX6QDL_CLK_CKO" for the clock is easier to read instead of the hardcoded clock number.

Signed-off-by Fabio Estevam <[email protected]>
---
 arch/arm/boot/dts/imx6dl-riotboard.dts       | 2 +-
 arch/arm/boot/dts/imx6q-gw5400-a.dts         | 2 +-
 arch/arm/boot/dts/imx6q-tbs2910.dts          | 2 +-
 arch/arm/boot/dts/imx6qdl-apalis.dtsi        | 2 +-
 arch/arm/boot/dts/imx6qdl-apf6dev.dtsi       | 2 +-
 arch/arm/boot/dts/imx6qdl-gw52xx.dtsi        | 2 +-
 arch/arm/boot/dts/imx6qdl-gw53xx.dtsi        | 2 +-
 arch/arm/boot/dts/imx6qdl-gw54xx.dtsi        | 2 +-
 arch/arm/boot/dts/imx6qdl-nit6xlite.dtsi     | 2 +-
 arch/arm/boot/dts/imx6qdl-nitrogen6_max.dtsi | 2 +-
 arch/arm/boot/dts/imx6qdl-nitrogen6x.dtsi    | 2 +-
 arch/arm/boot/dts/imx6qdl-rex.dtsi           | 2 +-
 arch/arm/boot/dts/imx6qdl-sabrelite.dtsi     | 2 +-
 arch/arm/boot/dts/imx6qdl-udoo.dtsi          | 2 +-
 arch/arm/boot/dts/imx6qdl-wandboard.dtsi     | 2 +-
 15 files changed, 15 insertions(+), 15 deletions(-)
arch/arm/boot/dts/imx6dl-riotboard.dts +1 -1
index 5111f51..bfbed52 100644
@@ -114,7 +114,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6q-gw5400-a.dts +1 -1
index a51834e..0511137 100644
@@ -327,7 +327,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&sw4_reg>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6q-tbs2910.dts +1 -1
index 2401c6b..1926b13 100644
@@ -159,7 +159,7 @@
 	status = "okay";
 
 	sgtl5000: sgtl5000 at 0a {
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		compatible = "fsl,sgtl5000";
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_sgtl5000>;
arch/arm/boot/dts/imx6qdl-apalis.dtsi +1 -1
index b33e5a9..922b1dd 100644
@@ -324,7 +324,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-apf6dev.dtsi +1 -1
index a8f3500..865c9a2 100644
@@ -213,7 +213,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_3p3v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-gw52xx.dtsi +1 -1
index 8dd74e9..7191b84 100644
@@ -244,7 +244,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_1p8v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-gw53xx.dtsi +1 -1
index ec3fe74..40d06b0 100644
@@ -237,7 +237,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_1p8v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-gw54xx.dtsi +1 -1
index 367cc49..d6dbe2a 100644
@@ -328,7 +328,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&sw4_reg>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-nit6xlite.dtsi +1 -1
index 24d7d3f..e456b5c 100644
@@ -269,7 +269,7 @@
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_sgtl5000>;
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-nitrogen6_max.dtsi +1 -1
index dc74aa3..657da6b 100644
@@ -402,7 +402,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-nitrogen6x.dtsi +1 -1
index c6c590d..73915db 100644
@@ -304,7 +304,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-rex.dtsi +1 -1
index a503562..cacf593 100644
@@ -126,7 +126,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_3p3v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-sabrelite.dtsi +1 -1
index 0f1aca4..c47fe6c 100644
@@ -290,7 +290,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
arch/arm/boot/dts/imx6qdl-udoo.dtsi +1 -1
index 0dd5aa1..3bee2f9 100644
@@ -260,7 +260,7 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_usbh>;
 	vbus-supply = <&reg_usb_h1_vbus>;
-	clocks = <&clks 201>;
+	clocks = <&clks IMX6QDL_CLK_CKO>;
 	status = "okay";
 };
arch/arm/boot/dts/imx6qdl-wandboard.dtsi +1 -1
index 9e096d8..8e7c40e 100644
@@ -85,7 +85,7 @@
 	codec: sgtl5000 at 0a {
 		compatible = "fsl,sgtl5000";
 		reg = <0x0a>;
-		clocks = <&clks 201>;
+		clocks = <&clks IMX6QDL_CLK_CKO>;
 		VDDA-supply = <&reg_2p5v>;
 		VDDIO-supply = <&reg_3p3v>;
 	};
Signature · 1 line
1.9.1