Skip to contentSkip to conversation

ARM: Rework and correct barrier definitions

PATCH New Tom Rini 5 participants 12 messages Aug 1, 2016 – Sep 2, 2016

Subsystems (5)
Arm (32-bit) Arm sub-architectures Arm Samsung Exynos Tegra architecture support +1 more subsystems
lore
Share & tools
lore

Tom Rini

author
#0 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

---
Good work on figuring this out guys. Please test and ack this on your hardware as well. I've given this a boot test on one of my platforms and built it for all ARM targets.

---
 arch/arm/Makefile                          |  8 ++++++++
 arch/arm/cpu/armv7/cache_v7.c              | 10 +++++-----
 arch/arm/cpu/armv7/psci-common.c           |  2 +-
 arch/arm/cpu/armv7/sunxi/psci.c            | 12 ++++++------
 arch/arm/include/asm/barriers.h            | 11 +++++++++--
 arch/arm/include/asm/io.h                  |  4 ++--
 arch/arm/include/asm/system.h              |  8 +-------
 arch/arm/lib/Makefile                      |  5 -----
 arch/arm/mach-exynos/include/mach/system.h | 10 ----------
 arch/arm/mach-sunxi/dram_helpers.c         |  2 +-
 arch/arm/mach-tegra/tegra20/Makefile       |  3 ++-
 11 files changed, 35 insertions(+), 40 deletions(-)
arch/arm/Makefile +8 -0
index 6a07cd1..82f2fd0 100644
@@ -20,6 +20,14 @@ arch-$(CONFIG_CPU_V7)		=$(call cc-option, -march=armv7-a, \
 				 $(call cc-option, -march=armv7, -march=armv5))
 arch-$(CONFIG_ARM64)		=-march=armv8-a
 
+# On Tegra systems we must build SPL for the armv4 core on the device
+# but otherwise we can use the value in CONFIG_SYS_ARM_ARCH
+ifeq ($(CONFIG_SPL_BUILD)$(CONFIG_TEGRA),yy)
+arch-y += -D__LINUX_ARM_ARCH__=4
+else
+arch-y += -D__LINUX_ARM_ARCH__=$(CONFIG_SYS_ARM_ARCH)
+endif
+
 # Evaluate arch cc-option calls now
 arch-y := $(arch-y)
arch/arm/cpu/armv7/cache_v7.c +5 -5
index 52f1856..c4bbcc3 100644
@@ -75,7 +75,7 @@ static void v7_dcache_maint_range(u32 start, u32 stop, u32 range_op)
 	}
 
 	/* DSB to make sure the operation is complete */
-	DSB;
+	dsb();
 }
 
 /* Invalidate TLB */

@@ -88,9 +88,9 @@ static void v7_inval_tlb(void)
 	/* Invalidate entire instruction TLB */
 	asm volatile ("mcr p15, 0, %0, c8, c5, 0" : : "r" (0));
 	/* Full system DSB - make sure that the invalidation is complete */
-	DSB;
+	dsb();
 	/* Full system ISB - make sure the instruction stream sees it */
-	ISB;
+	isb();
 }
 
 void invalidate_dcache_all(void)

@@ -194,10 +194,10 @@ void invalidate_icache_all(void)
 	asm volatile ("mcr p15, 0, %0, c7, c5, 6" : : "r" (0));
 
 	/* Full system DSB - make sure that the invalidation is complete */
-	DSB;
+	dsb();
 
 	/* ISB - make sure the instruction stream sees it */
-	ISB;
+	isb();
 }
 #else
 void invalidate_icache_all(void)
arch/arm/cpu/armv7/psci-common.c +1 -1
index d14b693..8cb4107 100644
@@ -29,7 +29,7 @@ static u32 psci_target_pc[CONFIG_ARMV7_PSCI_NR_CPUS] __secure_data = { 0 };
 void __secure psci_save_target_pc(int cpu, u32 pc)
 {
 	psci_target_pc[cpu] = pc;
-	DSB;
+	dsb();
 }
 
 u32 __secure psci_get_target_pc(int cpu)
arch/arm/cpu/armv7/sunxi/psci.c +6 -6
index 7ac8406..766b8c7 100644
@@ -53,16 +53,16 @@ static void __secure __mdelay(u32 ms)
 	u32 reg = ONE_MS * ms;
 
 	cp15_write_cntp_tval(reg);
-	ISB;
+	isb();
 	cp15_write_cntp_ctl(3);
 
 	do {
-		ISB;
+		isb();
 		reg = cp15_read_cntp_ctl();
 	} while (!(reg & BIT(2)));
 
 	cp15_write_cntp_ctl(0);
-	ISB;
+	isb();
 }
 
 static void __secure clamp_release(u32 __maybe_unused *clamp)

@@ -164,7 +164,7 @@ static u32 __secure cp15_read_scr(void)
 static void __secure cp15_write_scr(u32 scr)
 {
 	asm volatile ("mcr p15, 0, %0, c1, c1, 0" : : "r" (scr));
-	ISB;
+	isb();
 }
 
 /*

@@ -190,7 +190,7 @@ void __secure __irq psci_fiq_enter(void)
 
 	/* End of interrupt */
 	writel(reg, GICC_BASE + GICC_EOIR);
-	DSB;
+	dsb();
 
 	/* Get CPU number */
 	cpu = (reg >> 10) & 0x7;

@@ -242,7 +242,7 @@ void __secure psci_cpu_off(void)
 
 	/* Ask CPU0 via SGI15 to pull the rug... */
 	writel(BIT(16) | 15, GICD_BASE + GICD_SGIR);
-	DSB;
+	dsb();
 
 	/* Wait to be turned off */
 	while (1)
arch/arm/include/asm/barriers.h +9 -2
index 37870f9..04784b7 100644
@@ -30,15 +30,22 @@
 
 #endif /* !CONFIG_ARM64 */
 
-#if defined(__ARM_ARCH_7A__) || defined(CONFIG_ARM64)
+#if __LINUX_ARM_ARCH__ >= 7
 #define ISB	asm volatile ("isb sy" : : : "memory")
 #define DSB	asm volatile ("dsb sy" : : : "memory")
 #define DMB	asm volatile ("dmb sy" : : : "memory")
-#else
+#elif __LINUX_ARM_ARCH__ == 6
 #define ISB	CP15ISB
 #define DSB	CP15DSB
 #define DMB	CP15DMB
+#else
+#define ISB	asm volatile ("" : : : "memory")
+#define DSB	CP15DSB
+#define DMB	asm volatile ("" : : : "memory")
 #endif
 
+#define isb()	ISB
+#define dsb()	DSB
+#define dmb()	DMB
 #endif	/* __ASSEMBLY__ */
 #endif	/* __BARRIERS_H__ */
arch/arm/include/asm/io.h +2 -2
index 6121f1d..5834f5b 100644
@@ -25,6 +25,7 @@
 #include <linux/types.h>
 #include <asm/byteorder.h>
 #include <asm/memory.h>
+#include <asm/barriers.h>
 #if 0	/* XXX###XXX */
 #include <asm/arch/hardware.h>
 #endif	/* XXX###XXX */

@@ -136,8 +137,7 @@ static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
  * TODO: The kernel offers some more advanced versions of barriers, it might
  * have some advantages to use them instead of the simple one here.
  */
-#define mb()		asm volatile("dsb sy" : : : "memory")
-#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define mb()		dsb()
 #define __iormb()	dmb()
 #define __iowmb()	dmb()
arch/arm/include/asm/system.h +1 -7
index 2bdc0be..7b7b867 100644
@@ -3,6 +3,7 @@
 
 #include <common.h>
 #include <linux/compiler.h>
+#include <asm/barriers.h>
 
 #ifdef CONFIG_ARM64
 

@@ -34,11 +35,6 @@ enum dcache_option {
 	DCACHE_WRITEALLOC = 4 << 2,
 };
 
-#define isb()				\
-	({asm volatile(			\
-	"isb" : : : "memory");		\
-	})
-
 #define wfi()				\
 	({asm volatile(			\
 	"wfi" : : : "memory");		\

@@ -227,8 +223,6 @@ void __noreturn psci_system_reset(bool smc);
  */
 void save_boot_params_ret(void);
 
-#define isb() __asm__ __volatile__ ("" : : : "memory")
-
 #define nop() __asm__ __volatile__("mov\tr0,r0\t@ nop\n\t");
 
 #ifdef __ARM_ARCH_7A__
arch/arm/lib/Makefile +0 -5
index 9f71376..a8d1557 100644
@@ -67,11 +67,6 @@ extra-y	+= eabi_compat.o
 endif
 
 asflags-y += -DCONFIG_ARM_ASM_UNIFIED
-ifeq ($(CONFIG_SPL_BUILD)$(CONFIG_TEGRA),yy)
-asflags-y += -D__LINUX_ARM_ARCH__=4
-else
-asflags-y += -D__LINUX_ARM_ARCH__=$(CONFIG_SYS_ARM_ARCH)
-endif
 
 # some files can only build in ARM or THUMB2, not THUMB1
arch/arm/mach-exynos/include/mach/system.h +0 -10
index 3ffb296..2c94a6b 100644
@@ -38,16 +38,6 @@ struct exynos5_sysreg {
 #define USB20_PHY_CFG_HOST_LINK_EN	(1 << 0)
 
 /*
- * Data Synchronization Barrier acts as a special kind of memory barrier.
- * No instruction in program order after this instruction executes until
- * this instruction completes. This instruction completes when:
- * - All explicit memory accesses before this instruction complete.
- * - All Cache, Branch predictor and TLB maintenance operations before
- *   this instruction complete.
- */
-#define dsb() __asm__ __volatile__ ("dsb\n\t" : : );
-
-/*
  * This instruction causes an event to be signaled to all cores
  * within a multiprocessor system. If SEV is implemented,
  * WFE must also be implemented.
arch/arm/mach-sunxi/dram_helpers.c +1 -1
index 20b430f..95143d1 100644
@@ -32,7 +32,7 @@ bool mctl_mem_matches(u32 offset)
 	/* Try to write different values to RAM@two addresses */
 	writel(0, CONFIG_SYS_SDRAM_BASE);
 	writel(0xaa55aa55, (ulong)CONFIG_SYS_SDRAM_BASE + offset);
-	DSB;
+	dsb();
 	/* Check if the same value is actually observed when reading back */
 	return readl(CONFIG_SYS_SDRAM_BASE) ==
 	       readl((ulong)CONFIG_SYS_SDRAM_BASE + offset);
arch/arm/mach-tegra/tegra20/Makefile +2 -1
index 17c1990..72d82a5 100644
@@ -10,7 +10,8 @@ endif
 
 # The AVP is ARMv4T architecture so we must use special compiler
 # flags for any startup files it might use.
-CFLAGS_warmboot_avp.o += -march=armv4t
+CFLAGS_warmboot_avp.o = -march=armv4t -U__LINUX_ARM_ARCH__ \
+	-D__LINUX_ARM_ARCH__=4
 
 obj-y	+= clock.o funcmux.o pinmux.o
 obj-$(CONFIG_TEGRA_LP0) += warmboot.o crypto.o warmboot_avp.o
Signature · 1 line
1.9.1
#1 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

Hi Tom,

Quoted 18 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Quoted 3 lines
Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

Great, this rework is similar to linux kernel, and it's better than what I did. Moreover, it works for my rk3288 boards.

Tested-by Ziyuan Xu <[email protected]>

But please can you keep things in alpha order? See below.

Quoted 173 lines

---
Good work on figuring this out guys. Please test and ack this on your hardware as well. I've given this a boot test on one of my platforms and built it for all ARM targets.

---
  arch/arm/Makefile                          |  8 ++++++++
  arch/arm/cpu/armv7/cache_v7.c              | 10 +++++-----
  arch/arm/cpu/armv7/psci-common.c           |  2 +-
  arch/arm/cpu/armv7/sunxi/psci.c            | 12 ++++++------
  arch/arm/include/asm/barriers.h            | 11 +++++++++--
  arch/arm/include/asm/io.h                  |  4 ++--
  arch/arm/include/asm/system.h              |  8 +-------
  arch/arm/lib/Makefile                      |  5 -----
  arch/arm/mach-exynos/include/mach/system.h | 10 ----------
  arch/arm/mach-sunxi/dram_helpers.c         |  2 +-
  arch/arm/mach-tegra/tegra20/Makefile       |  3 ++-
  11 files changed, 35 insertions(+), 40 deletions(-)
arch/arm/Makefile +8 -0
index 6a07cd1..82f2fd0 100644
@@ -20,6 +20,14 @@ arch-$(CONFIG_CPU_V7)		=$(call cc-option, -march=armv7-a, \
  				 $(call cc-option, -march=armv7, -march=armv5))
  arch-$(CONFIG_ARM64)		=-march=armv8-a
 
+# On Tegra systems we must build SPL for the armv4 core on the device
+# but otherwise we can use the value in CONFIG_SYS_ARM_ARCH
+ifeq ($(CONFIG_SPL_BUILD)$(CONFIG_TEGRA),yy)
+arch-y += -D__LINUX_ARM_ARCH__=4
+else
+arch-y += -D__LINUX_ARM_ARCH__=$(CONFIG_SYS_ARM_ARCH)
+endif
+
  # Evaluate arch cc-option calls now
  arch-y := $(arch-y)
arch/arm/cpu/armv7/cache_v7.c +5 -5
index 52f1856..c4bbcc3 100644
@@ -75,7 +75,7 @@ static void v7_dcache_maint_range(u32 start, u32 stop, u32 range_op)
  	}
 
  	/* DSB to make sure the operation is complete */
-	DSB;
+	dsb();
  }
 
  /* Invalidate TLB */

@@ -88,9 +88,9 @@ static void v7_inval_tlb(void)
  	/* Invalidate entire instruction TLB */
  	asm volatile ("mcr p15, 0, %0, c8, c5, 0" : : "r" (0));
  	/* Full system DSB - make sure that the invalidation is complete */
-	DSB;
+	dsb();
  	/* Full system ISB - make sure the instruction stream sees it */
-	ISB;
+	isb();
  }
 
  void invalidate_dcache_all(void)

@@ -194,10 +194,10 @@ void invalidate_icache_all(void)
  	asm volatile ("mcr p15, 0, %0, c7, c5, 6" : : "r" (0));
 
  	/* Full system DSB - make sure that the invalidation is complete */
-	DSB;
+	dsb();
 
  	/* ISB - make sure the instruction stream sees it */
-	ISB;
+	isb();
  }
  #else
  void invalidate_icache_all(void)
arch/arm/cpu/armv7/psci-common.c +1 -1
index d14b693..8cb4107 100644
@@ -29,7 +29,7 @@ static u32 psci_target_pc[CONFIG_ARMV7_PSCI_NR_CPUS] __secure_data = { 0 };
  void __secure psci_save_target_pc(int cpu, u32 pc)
  {
  	psci_target_pc[cpu] = pc;
-	DSB;
+	dsb();
  }
 
  u32 __secure psci_get_target_pc(int cpu)
arch/arm/cpu/armv7/sunxi/psci.c +6 -6
index 7ac8406..766b8c7 100644
@@ -53,16 +53,16 @@ static void __secure __mdelay(u32 ms)
  	u32 reg = ONE_MS * ms;
 
  	cp15_write_cntp_tval(reg);
-	ISB;
+	isb();
  	cp15_write_cntp_ctl(3);
 
  	do {
-		ISB;
+		isb();
  		reg = cp15_read_cntp_ctl();
  	} while (!(reg & BIT(2)));
 
  	cp15_write_cntp_ctl(0);
-	ISB;
+	isb();
  }
 
  static void __secure clamp_release(u32 __maybe_unused *clamp)

@@ -164,7 +164,7 @@ static u32 __secure cp15_read_scr(void)
  static void __secure cp15_write_scr(u32 scr)
  {
  	asm volatile ("mcr p15, 0, %0, c1, c1, 0" : : "r" (scr));
-	ISB;
+	isb();
  }
 
  /*

@@ -190,7 +190,7 @@ void __secure __irq psci_fiq_enter(void)
 
  	/* End of interrupt */
  	writel(reg, GICC_BASE + GICC_EOIR);
-	DSB;
+	dsb();
 
  	/* Get CPU number */
  	cpu = (reg >> 10) & 0x7;

@@ -242,7 +242,7 @@ void __secure psci_cpu_off(void)
 
  	/* Ask CPU0 via SGI15 to pull the rug... */
  	writel(BIT(16) | 15, GICD_BASE + GICD_SGIR);
-	DSB;
+	dsb();
 
  	/* Wait to be turned off */
  	while (1)
arch/arm/include/asm/barriers.h +9 -2
index 37870f9..04784b7 100644
@@ -30,15 +30,22 @@
 
  #endif /* !CONFIG_ARM64 */
 
-#if defined(__ARM_ARCH_7A__) || defined(CONFIG_ARM64)
+#if __LINUX_ARM_ARCH__ >= 7
  #define ISB	asm volatile ("isb sy" : : : "memory")
  #define DSB	asm volatile ("dsb sy" : : : "memory")
  #define DMB	asm volatile ("dmb sy" : : : "memory")
-#else
+#elif __LINUX_ARM_ARCH__ == 6
  #define ISB	CP15ISB
  #define DSB	CP15DSB
  #define DMB	CP15DMB
+#else
+#define ISB	asm volatile ("" : : : "memory")
+#define DSB	CP15DSB
+#define DMB	asm volatile ("" : : : "memory")
  #endif
 
+#define isb()	ISB
+#define dsb()	DSB
+#define dmb()	DMB
  #endif	/* __ASSEMBLY__ */
  #endif	/* __BARRIERS_H__ */
arch/arm/include/asm/io.h +0 -0
index 6121f1d..5834f5b 100644

arch/arm/include/asm/io.h line 28

Quoted 4 lines
arch/arm/include/asm/io.h +1 -0
@@ -25,6 +25,7 @@
  #include <linux/types.h>
  #include <asm/byteorder.h>
  #include <asm/memory.h>
+#include <asm/barriers.h>

alphabetical order.

Quoted 18 lines
arch/arm/include/asm/io.h +1 -2
  #if 0	/* XXX###XXX */
  #include <asm/arch/hardware.h>
  #endif	/* XXX###XXX */

@@ -136,8 +137,7 @@ static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
   * TODO: The kernel offers some more advanced versions of barriers, it might
   * have some advantages to use them instead of the simple one here.
   */
-#define mb()		asm volatile("dsb sy" : : : "memory")
-#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define mb()		dsb()
  #define __iormb()	dmb()
  #define __iowmb()	dmb()
arch/arm/include/asm/system.h +0 -0
index 2bdc0be..7b7b867 100644

arch/arm/include/asm/system.h line 6

Quoted 4 lines
arch/arm/include/asm/system.h +1 -0
@@ -3,6 +3,7 @@
 
  #include <common.h>
  #include <linux/compiler.h>
+#include <asm/barriers.h>

alphabetical order.

Quoted 88 lines
arch/arm/include/asm/system.h +0 -7
  #ifdef CONFIG_ARM64
 

@@ -34,11 +35,6 @@ enum dcache_option {
  	DCACHE_WRITEALLOC = 4 << 2,
  };
 
-#define isb()				\
-	({asm volatile(			\
-	"isb" : : : "memory");		\
-	})
-
  #define wfi()				\
  	({asm volatile(			\
  	"wfi" : : : "memory");		\

@@ -227,8 +223,6 @@ void __noreturn psci_system_reset(bool smc);
   */
  void save_boot_params_ret(void);
 
-#define isb() __asm__ __volatile__ ("" : : : "memory")
-
  #define nop() __asm__ __volatile__("mov\tr0,r0\t@ nop\n\t");
 
  #ifdef __ARM_ARCH_7A__
arch/arm/lib/Makefile +0 -5
index 9f71376..a8d1557 100644
@@ -67,11 +67,6 @@ extra-y	+= eabi_compat.o
  endif
 
  asflags-y += -DCONFIG_ARM_ASM_UNIFIED
-ifeq ($(CONFIG_SPL_BUILD)$(CONFIG_TEGRA),yy)
-asflags-y += -D__LINUX_ARM_ARCH__=4
-else
-asflags-y += -D__LINUX_ARM_ARCH__=$(CONFIG_SYS_ARM_ARCH)
-endif
 
  # some files can only build in ARM or THUMB2, not THUMB1
arch/arm/mach-exynos/include/mach/system.h +0 -10
index 3ffb296..2c94a6b 100644
@@ -38,16 +38,6 @@ struct exynos5_sysreg {
  #define USB20_PHY_CFG_HOST_LINK_EN	(1 << 0)
 
  /*
- * Data Synchronization Barrier acts as a special kind of memory barrier.
- * No instruction in program order after this instruction executes until
- * this instruction completes. This instruction completes when:
- * - All explicit memory accesses before this instruction complete.
- * - All Cache, Branch predictor and TLB maintenance operations before
- *   this instruction complete.
- */
-#define dsb() __asm__ __volatile__ ("dsb\n\t" : : );
-
-/*
   * This instruction causes an event to be signaled to all cores
   * within a multiprocessor system. If SEV is implemented,
   * WFE must also be implemented.
arch/arm/mach-sunxi/dram_helpers.c +1 -1
index 20b430f..95143d1 100644
@@ -32,7 +32,7 @@ bool mctl_mem_matches(u32 offset)
  	/* Try to write different values to RAM at two addresses */
  	writel(0, CONFIG_SYS_SDRAM_BASE);
  	writel(0xaa55aa55, (ulong)CONFIG_SYS_SDRAM_BASE + offset);
-	DSB;
+	dsb();
  	/* Check if the same value is actually observed when reading back */
  	return readl(CONFIG_SYS_SDRAM_BASE) ==
  	       readl((ulong)CONFIG_SYS_SDRAM_BASE + offset);
arch/arm/mach-tegra/tegra20/Makefile +2 -1
index 17c1990..72d82a5 100644
@@ -10,7 +10,8 @@ endif
 
  # The AVP is ARMv4T architecture so we must use special compiler
  # flags for any startup files it might use.
-CFLAGS_warmboot_avp.o += -march=armv4t
+CFLAGS_warmboot_avp.o = -march=armv4t -U__LINUX_ARM_ARCH__ \
+	-D__LINUX_ARM_ARCH__=4
 
  obj-y	+= clock.o funcmux.o pinmux.o
  obj-$(CONFIG_TEGRA_LP0) += warmboot.o crypto.o warmboot_avp.o
author
#2 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

Quoted 22 lines · Ziyuan Xu

Hi Tom,

Quoted 18 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Quoted 8 lines
Quoted 3 lines
Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

Great, this rework is similar to linux kernel, and it's better than what I did. Moreover, it works for my rk3288 boards.

Tested-by Ziyuan Xu <[email protected]>

But please can you keep things in alpha order? See below.

Sure, I'll re-work when applying or reposting if there's any other comments. Thanks!

Signature · 8 lines
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160801/09827b68/attachment.sig>
#3 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

Works for me on rock2. Thanks for the fix.

Acked-by Sandy Patterson <[email protected]>
Quoted 44 lines · Tom Rini
Quoted 22 lines · Ziyuan Xu

Hi Tom,

Quoted 18 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Quoted 8 lines
Quoted 3 lines
Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

Great, this rework is similar to linux kernel, and it's better than what I did. Moreover, it works for my rk3288 boards.

Tested-by Ziyuan Xu <[email protected]>

But please can you keep things in alpha order? See below.

Sure, I'll re-work when applying or reposting if there's any other comments. Thanks!

--
Tom

_______________________________________________
U-Boot mailing list
U-Boot at lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

#4 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

In reply to Tom Rini

Hi Tom,

Quoted 26 lines · Tom Rini
Quoted 25 lines · Ziyuan Xu

Hi Tom,

Quoted 21 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>
Quoted 7 lines
Quoted 5 lines

Great, this rework is similar to linux kernel, and it's better than what I did. Moreover, it works for my rk3288 boards.

Tested-by Ziyuan Xu <[email protected]>

But please can you keep things in alpha order? See below.

Sure, I'll re-work when applying or reposting if there's any other comments. Thanks!

I wonder does this patch could be applied into the 2016.9 release version? It's imperative for rockchip rk3288.:-)

Quoted 1 line
#5 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

In reply to Tom Rini
Quoted 5 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

Quoted 12 lines

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reviewed-by Stephen Warren <[email protected]>
Tested-by Stephen Warren <[email protected]>
author
#6 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

In reply to Tom Rini
Quoted 18 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Quoted 3 lines
Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

Applied to u-boot/master, thanks!

Signature · 8 lines
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160805/ec328390/attachment.sig>
#7 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

Quoted 20 lines · Tom Rini
Quoted 18 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Quoted 6 lines
Quoted 3 lines
Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

Applied to u-boot/master, thanks!

Tom,

Today I found ls2080ardb_nand is broken and git bisect points to this commit a78cd86. I am trying to pin point the root cause.

York

#8 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

In reply to Tom Rini
Quoted 26 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

---
Good work on figuring this out guys. Please test and ack this on your hardware as well. I've given this a boot test on one of my platforms and built it for all ARM targets.
---

<snip>

Quoted 2 lines
 arch/arm/include/asm/barriers.h            | 11 +++++++++--
 arch/arm/include/asm/io.h                  |  4 ++--

<snip>

Quoted 42 lines
arch/arm/include/asm/barriers.h +9 -2
index 37870f9..04784b7 100644
@@ -30,15 +30,22 @@
 
 #endif /* !CONFIG_ARM64 */
 
-#if defined(__ARM_ARCH_7A__) || defined(CONFIG_ARM64)
+#if __LINUX_ARM_ARCH__ >= 7
 #define ISB	asm volatile ("isb sy" : : : "memory")
 #define DSB	asm volatile ("dsb sy" : : : "memory")
 #define DMB	asm volatile ("dmb sy" : : : "memory")
-#else
+#elif __LINUX_ARM_ARCH__ == 6
 #define ISB	CP15ISB
 #define DSB	CP15DSB
 #define DMB	CP15DMB
+#else
+#define ISB	asm volatile ("" : : : "memory")
+#define DSB	CP15DSB
+#define DMB	asm volatile ("" : : : "memory")
 #endif
 
+#define isb()	ISB
+#define dsb()	DSB
+#define dmb()	DMB
 #endif	/* __ASSEMBLY__ */
 #endif	/* __BARRIERS_H__ */
arch/arm/include/asm/io.h +1 -0
index 6121f1d..5834f5b 100644
@@ -25,6 +25,7 @@
 #include <linux/types.h>
 #include <asm/byteorder.h>
 #include <asm/memory.h>
+#include <asm/barriers.h>
 #if 0	/* XXX###XXX */
 #include <asm/arch/hardware.h>
 #endif	/* XXX###XXX */

arch/arm/include/asm/io.h static inline void __raw_readsl(unsigned long addr, void *data, int longlen) · line 140

Quoted 6 lines
arch/arm/include/asm/io.h +1 -2
@@ -136,8 +137,7 @@ static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
  * TODO: The kernel offers some more advanced versions of barriers, it might
  * have some advantages to use them instead of the simple one here.
  */
-#define mb()		asm volatile("dsb sy" : : : "memory")
-#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define mb()		dsb()

Tom,

The replacement of dmb() broke ls2080ardb_nand, the spl boot part. I don't quite understand why dmb() was "", and why "dmb" is broken for spl.

York

author
#9 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

Quoted 86 lines · york sun
Quoted 26 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

---
Good work on figuring this out guys. Please test and ack this on your hardware as well. I've given this a boot test on one of my platforms and built it for all ARM targets.
---

<snip>

Quoted 2 lines
 arch/arm/include/asm/barriers.h            | 11 +++++++++--
 arch/arm/include/asm/io.h                  |  4 ++--

<snip>

Quoted 42 lines
arch/arm/include/asm/barriers.h +9 -2
index 37870f9..04784b7 100644
@@ -30,15 +30,22 @@
 
 #endif /* !CONFIG_ARM64 */
 
-#if defined(__ARM_ARCH_7A__) || defined(CONFIG_ARM64)
+#if __LINUX_ARM_ARCH__ >= 7
 #define ISB	asm volatile ("isb sy" : : : "memory")
 #define DSB	asm volatile ("dsb sy" : : : "memory")
 #define DMB	asm volatile ("dmb sy" : : : "memory")
-#else
+#elif __LINUX_ARM_ARCH__ == 6
 #define ISB	CP15ISB
 #define DSB	CP15DSB
 #define DMB	CP15DMB
+#else
+#define ISB	asm volatile ("" : : : "memory")
+#define DSB	CP15DSB
+#define DMB	asm volatile ("" : : : "memory")
 #endif
 
+#define isb()	ISB
+#define dsb()	DSB
+#define dmb()	DMB
 #endif	/* __ASSEMBLY__ */
 #endif	/* __BARRIERS_H__ */
arch/arm/include/asm/io.h +1 -0
index 6121f1d..5834f5b 100644
@@ -25,6 +25,7 @@
 #include <linux/types.h>
 #include <asm/byteorder.h>
 #include <asm/memory.h>
+#include <asm/barriers.h>
 #if 0	/* XXX###XXX */
 #include <asm/arch/hardware.h>
 #endif	/* XXX###XXX */

arch/arm/include/asm/io.h static inline void __raw_readsl(unsigned long addr, void *data, int longlen) · line 140

Quoted 6 lines
arch/arm/include/asm/io.h +1 -2
@@ -136,8 +137,7 @@ static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
  * TODO: The kernel offers some more advanced versions of barriers, it might
  * have some advantages to use them instead of the simple one here.
  */
-#define mb()		asm volatile("dsb sy" : : : "memory")
-#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define mb()		dsb()

Tom,

Quoted 2 lines

The replacement of dmb() broke ls2080ardb_nand, the spl boot part. I don't quite understand why dmb() was "", and why "dmb" is broken for spl.

Very strange. Have you tried different compilers?

Signature · 8 lines
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: Digital signature
URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160902/0b33c6e7/attachment.sig>
#10 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

Quoted 87 lines · Tom Rini
Quoted 86 lines · york sun
Quoted 26 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

---
Good work on figuring this out guys. Please test and ack this on your hardware as well. I've given this a boot test on one of my platforms and built it for all ARM targets.
---

<snip>

Quoted 2 lines
 arch/arm/include/asm/barriers.h            | 11 +++++++++--
 arch/arm/include/asm/io.h                  |  4 ++--

<snip>

Quoted 42 lines
arch/arm/include/asm/barriers.h +9 -2
index 37870f9..04784b7 100644
@@ -30,15 +30,22 @@
 
 #endif /* !CONFIG_ARM64 */
 
-#if defined(__ARM_ARCH_7A__) || defined(CONFIG_ARM64)
+#if __LINUX_ARM_ARCH__ >= 7
 #define ISB	asm volatile ("isb sy" : : : "memory")
 #define DSB	asm volatile ("dsb sy" : : : "memory")
 #define DMB	asm volatile ("dmb sy" : : : "memory")
-#else
+#elif __LINUX_ARM_ARCH__ == 6
 #define ISB	CP15ISB
 #define DSB	CP15DSB
 #define DMB	CP15DMB
+#else
+#define ISB	asm volatile ("" : : : "memory")
+#define DSB	CP15DSB
+#define DMB	asm volatile ("" : : : "memory")
 #endif
 
+#define isb()	ISB
+#define dsb()	DSB
+#define dmb()	DMB
 #endif	/* __ASSEMBLY__ */
 #endif	/* __BARRIERS_H__ */
arch/arm/include/asm/io.h +1 -0
index 6121f1d..5834f5b 100644
@@ -25,6 +25,7 @@
 #include <linux/types.h>
 #include <asm/byteorder.h>
 #include <asm/memory.h>
+#include <asm/barriers.h>
 #if 0	/* XXX###XXX */
 #include <asm/arch/hardware.h>
 #endif	/* XXX###XXX */

arch/arm/include/asm/io.h static inline void __raw_readsl(unsigned long addr, void *data, int longlen) · line 140

Quoted 6 lines
arch/arm/include/asm/io.h +1 -2
@@ -136,8 +137,7 @@ static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
  * TODO: The kernel offers some more advanced versions of barriers, it might
  * have some advantages to use them instead of the simple one here.
  */
-#define mb()		asm volatile("dsb sy" : : : "memory")
-#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define mb()		dsb()

Tom,

Quoted 5 lines
Quoted 2 lines

The replacement of dmb() broke ls2080ardb_nand, the spl boot part. I don't quite understand why dmb() was "", and why "dmb" is broken for spl.

Very strange. Have you tried different compilers?

Yes. I tried three versions

Linaro GCC 4.9-2015.03
Linaro GCC 4.9-2016.02
Linaro GCC 5.3-2016.02

York

#11 lore raw

PATCH 1/1 ARM: Rework and correct barrier definitions

In reply to Tom Rini

Resend
(Somehow this mail didn't reach mailing list, again)

Quoted 26 lines · Tom Rini

As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel.

In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others.

Reported-by Ziyuan Xu <[email protected]>
Reported-by Sandy Patterson <[email protected]>
Signed-off-by Tom Rini <[email protected]>

---
Good work on figuring this out guys. Please test and ack this on your hardware as well. I've given this a boot test on one of my platforms and built it for all ARM targets.
---

<snip>

Quoted 2 lines
 arch/arm/include/asm/barriers.h            | 11 +++++++++--
 arch/arm/include/asm/io.h                  |  4 ++--

<snip>

Quoted 42 lines
arch/arm/include/asm/barriers.h +9 -2
index 37870f9..04784b7 100644
@@ -30,15 +30,22 @@
 
 #endif /* !CONFIG_ARM64 */
 
-#if defined(__ARM_ARCH_7A__) || defined(CONFIG_ARM64)
+#if __LINUX_ARM_ARCH__ >= 7
 #define ISB	asm volatile ("isb sy" : : : "memory")
 #define DSB	asm volatile ("dsb sy" : : : "memory")
 #define DMB	asm volatile ("dmb sy" : : : "memory")
-#else
+#elif __LINUX_ARM_ARCH__ == 6
 #define ISB	CP15ISB
 #define DSB	CP15DSB
 #define DMB	CP15DMB
+#else
+#define ISB	asm volatile ("" : : : "memory")
+#define DSB	CP15DSB
+#define DMB	asm volatile ("" : : : "memory")
 #endif
 
+#define isb()	ISB
+#define dsb()	DSB
+#define dmb()	DMB
 #endif	/* __ASSEMBLY__ */
 #endif	/* __BARRIERS_H__ */
arch/arm/include/asm/io.h +1 -0
index 6121f1d..5834f5b 100644
@@ -25,6 +25,7 @@
 #include <linux/types.h>
 #include <asm/byteorder.h>
 #include <asm/memory.h>
+#include <asm/barriers.h>
 #if 0	/* XXX###XXX */
 #include <asm/arch/hardware.h>
 #endif	/* XXX###XXX */

arch/arm/include/asm/io.h static inline void __raw_readsl(unsigned long addr, void *data, int longlen) · line 140

Quoted 6 lines
arch/arm/include/asm/io.h +1 -2
@@ -136,8 +137,7 @@ static inline void __raw_readsl(unsigned long addr, void *data, int longlen)
  * TODO: The kernel offers some more advanced versions of barriers, it might
  * have some advantages to use them instead of the simple one here.
  */
-#define mb()		asm volatile("dsb sy" : : : "memory")
-#define dmb()		__asm__ __volatile__ ("" : : : "memory")
+#define mb()		dsb()

Tom,

The replacement of dmb() broke ls2080ardb_nand, the spl boot part. I don't quite understand why dmb() was "", and why "dmb" is broken for spl.

York