Skip to contentSkip to conversation

ARM: dts: imx6q: Add support for the DHCOM iMX6 SoM and PDK2

PATCH Superseded Marek Vasut 2 participants 2 messages Mar 18, 2018

Subsystems (4)
Device tree bindings Arm i.MX and Layerscape Arm and arm64 SoC sub-architectures (common parts) Dh electronics dhsom som and board support

v2 of 3 Superseded Latest is v3 →

lore
Share & tools
lore

Marek Vasut

author
#0 lore raw

PATCH v2 1/1 ARM: dts: imx6q: Add support for the DHCOM iMX6 SoM and PDK2

Add support for the DH i.MX6 Quad based SoM and a PDK2 evaluation board. The evaluation board features three serial ports, USB OTG, USB host with an USB hub, Fast or Gigabit ethernet, eMMC, uSD, SD, mSATA, analog audio, PCIe and HDMI video output.

All of the aforementioned features are supported by this patch.

Signed-off-by Marek Vasut <[email protected]>
Cc Fabio Estevam <[email protected]>
Cc Shawn Guo <[email protected]>

---
V2: - Rename the DT nodes to match upstream expectations
- Connect reg_arm and reg_soc regulators

---
 arch/arm/boot/dts/Makefile             |   1 +
 arch/arm/boot/dts/imx6q-dhcom-pdk2.dts | 150 +++++++++++
 arch/arm/boot/dts/imx6q-dhcom-som.dtsi | 479 +++++++++++++++++++++++++++++++++
 3 files changed, 630 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6q-dhcom-pdk2.dts
 create mode 100644 arch/arm/boot/dts/imx6q-dhcom-som.dtsi
arch/arm/boot/dts/Makefile +1 -0
index 3b4cc1b64a1e..c39f991e3c3e 100644
@@ -440,6 +440,7 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
 	imx6q-cubox-i-som-v15.dtb \
 	imx6q-dfi-fs700-m60.dtb \
 	imx6q-display5-tianma-tm070-1280x768.dtb \
+	imx6q-dhcom-pdk2.dtb \
 	imx6q-dmo-edmqmx6.dtb \
 	imx6q-dms-ba16.dtb \
 	imx6q-evi.dtb \
arch/arm/boot/dts/imx6q-dhcom-pdk2.dts new file +150 -0

150 lines not on this page · raw message

arch/arm/boot/dts/imx6q-dhcom-som.dtsi new file +479 -0

479 lines not on this page · raw message

Signature · 1 line
2.16.2
reviewer
#1 lore raw

PATCH v2 1/1 ARM: dts: imx6q: Add support for the DHCOM iMX6 SoM and PDK2

Hi Marek,

arch/arm/boot/dts/Makefile dtb-$(CONFIG_SOC_IMX6Q) += \ · line 443

Quoted 9 lines · Marek Vasut
arch/arm/boot/dts/Makefile +1 -0
index 3b4cc1b64a1e..c39f991e3c3e 100644
@@ -440,6 +440,7 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
        imx6q-cubox-i-som-v15.dtb \
        imx6q-dfi-fs700-m60.dtb \
        imx6q-display5-tianma-tm070-1280x768.dtb \
+       imx6q-dhcom-pdk2.dtb \

imx6q-dhcom-pdk2.dtb should come prior to imx6q-display5-tianma-tm070-1280x768.dtb to keep in alphabetical order.

arch/arm/boot/dts/Makefile dtb-$(CONFIG_SOC_IMX6Q) += \ · line 445

Quoted 2 lines
arch/arm/boot/dts/Makefile +2 -0
+&ecspi1 {
+       fsl,spi-num-chipselects = <2>;

This property is not necessary.

Quoted 7 lines
arch/arm/boot/dts/Makefile +7 -0
+       cs-gpios = <&gpio2 30 GPIO_ACTIVE_HIGH>, <&gpio4 11 GPIO_ACTIVE_HIGH>;
+       pinctrl-names = "default";
+       pinctrl-0 = <&pinctrl_ecspi1>;
+       status = "okay";
+
+       flash at 0 {       /* S25FL116K */
+               #address-cells = <1>;

arch/arm/boot/dts/Makefile dtb-$(CONFIG_SOC_IMX6Q) += \

Quoted 10 lines
arch/arm/boot/dts/Makefile +10 -0
+               #size-cells = <1>;
+               compatible = "jedec,spi-nor";
+               spi-max-frequency = <50000000>;
+               reg = <0>;
+               m25p,fast-read;
+       };
+};
+
+&ecspi2 {
+       fsl,spi-num-chipselects = <1>;

Same here.

Quoted 1 line

+ cs-gpios = <&gpio5 29 1>;

&gpio5 29 GPIO_ACTIVE_LOW

arch/arm/boot/dts/Makefile

Quoted 6 lines

+&fec {

arch/arm/boot/dts/Makefile +5 -0
+       pinctrl-names = "default";
+       pinctrl-0 = <&pinctrl_enet_100M>;
+       phy-mode = "rmii";
+       phy-handle = <&ethphy0>;
+       power-gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;

'power-gpios' is not a valid property for fec.

arch/arm/boot/dts/Makefile

Quoted 7 lines
arch/arm/boot/dts/Makefile +7 -0
+       ltc3676: pmic at 3c {
+               compatible = "lltc,ltc3676";
+               pinctrl-names = "default";
+               pinctrl-0 = <&pinctrl_pmic_hw300>;
+               reg = <0x3c>;
+               interrupt-parent = <&gpio5>;
+               interrupts = <2 2>;

interrupts = <2 IRQ_TYPE_EDGE_FALLING>;