Skip to contentSkip to conversation

arm: dts: socfpga: fix GIC PPI warning

PATCH Applied Philipp Puschmann 2 participants 2 messages Mar 23, 2018 Device tree bindings

lore
Share & tools
lore

Philipp Puschmann

author
#0 lore raw

PATCH 1/1 arm: dts: socfpga: fix GIC PPI warning

Fixes the warning "GIC: PPI13 is secure or misconfigured" by changing the interrupt type from level_low to edge_raising

Signed-off-by Philipp Puschmann <[email protected]>
---
 arch/arm/boot/dts/socfpga.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
arch/arm/boot/dts/socfpga.dtsi +1 -1
index 595eb4f1a761..e9417551d7ea 100644
@@ -815,7 +815,7 @@
 		timer at fffec600 {
 			compatible = "arm,cortex-a9-twd-timer";
 			reg = <0xfffec600 0x100>;
-			interrupts = <1 13 0xf04>;
+			interrupts = <1 13 0xf01>;
 			clocks = <&mpu_periph_clk>;
 		};
Signature · 1 line
2.16.2
Applied
#1 lore raw
Quoted 13 lines · Philipp Puschmann

Fixes the warning "GIC: PPI13 is secure or misconfigured" by changing the interrupt type from level_low to edge_raising

Signed-off-by Philipp Puschmann <[email protected]>
---
 arch/arm/boot/dts/socfpga.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)
arch/arm/boot/dts/socfpga.dtsi +0 -0
index 595eb4f1a761..e9417551d7ea 100644

arch/arm/boot/dts/socfpga.dtsi line 820

Quoted 7 lines
arch/arm/boot/dts/socfpga.dtsi +1 -1
@@ -815,7 +815,7 @@
 		timer at fffec600 {
 			compatible = "arm,cortex-a9-twd-timer";
 			reg = <0xfffec600 0x100>;
-			interrupts = <1 13 0xf04>;
+			interrupts = <1 13 0xf01>;
 			clocks = <&mpu_periph_clk>;
 		};

Applied, thanks!

Dinh