Skip to contentSkip to conversation

dt-bindings: add bindings for polarfire soc mailbox

PATCH Superseded [email protected] 2 participants 2 messages Dec 1, 2020 – Dec 9, 2020

Subsystems (4)

v2 of 9 Superseded Latest is v9 →

lore
Share & tools
lore

[email protected]

author maintainer
#0 lore raw

PATCH v2 2/5 dt-bindings: add bindings for polarfire soc mailbox

From: Conor Dooley <[email protected]>

Add device tree bindings for the MSS system controller mailbox on the Microchip PolarFire SoC.

---
 .../mailbox/microchip,mpfs-mailbox.yaml       | 47 +++++++++++++++++++
 1 file changed, 47 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml
Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml new file +47 -0
new file mode 100644
index 000000000000..9c522a088d55
@@ -0,0 +1,47 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/mailbox/microchip,mpfs-mailbox.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Microchip MPFS mss mailbox controller
+
+maintainers:
+  - Conor Dooley <[email protected]>
+
+properties:
+  compatible:
+    const: microchip,polarfire-soc-mailbox
+
+  reg:
+    items:
+      - description: mailbox data registers
+      - description: mailbox int registers
+
+  interrupts:
+    maxItems: 1
+
+  "#mbox-cells":
+    const: 1
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - "#mbox-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    soc {
+      #address-cells = <2>;
+      #size-cells = <2>;
+      mbox: mailbox@37020000 {
+        compatible = "microchip,polarfire-soc-mailbox";
+        reg = <0x0 0x37020000 0x0 0x1000>, <0x0 0x2000318c 0x0 0x40>;
+        interrupt-parent = <&L1>;
+        interrupts = <96>;
+        #mbox-cells = <1>;
+      };
+    };
Signature · 7 lines
2.17.1


_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv
maintainer Reviewed-by on v2 2/5
#1 lore raw
Quoted 11 lines · On Tue, 01 Dec 2020 11:02:50 +0000, [email protected] wrote:

From: Conor Dooley <[email protected]>

Add device tree bindings for the MSS system controller mailbox on the Microchip PolarFire SoC.

---
 .../mailbox/microchip,mpfs-mailbox.yaml       | 47 +++++++++++++++++++
 1 file changed, 47 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml

_______________________________________________
linux-riscv mailing list
[email protected]
http://lists.infradead.org/mailman/listinfo/linux-riscv