Disable automatic load CCS load balancing

PATCH Superseded Andi Shyti 4 participants 15 messages Mar 8, 2024 – Mar 12, 2024

Subsystems (3)

Stable branch DRM drivers Intel i915

lore

Share & tools

lore

Andi Shyti

author

2024-03-08 20:22 UTC #0 lore raw

v5 cover Disable automatic load CCS load balancing

Hi,

this series does basically two things:

1. Disables automatic load balancing as adviced by the hardware workaround.

2. Assigns all the CCS slices to one single user engine. The user will then be able to query only one CCS engine

In this v5 I have created a new file, gt/intel_gt_ccs_mode.c where I added the intel_gt_apply_ccs_mode(). In the upcoming patches, this file will contain the implementation for dynamic CCS mode setting.

I saw also necessary the creation of a new mechanism fro looping through engines in order to exclude the CCS's that are merged into one single stream. It's called for_each_available_engine() and I started using it in the hangcheck sefltest. I might still need to iterate a few CI runs in order to cover more cases when this call is needed.

I'm using here the "Requires: " tag, but I'm not sure the commit id will be valid, on the other hand, I don't know what commit id I should use.

Thanks Tvrtko, Matt, John and Joonas for your reviews!

Andi

Changelog
=========
v4 -> v5
- Use the workaround framework to do all the CCS balancing settings in order to always apply the modes also when the engine resets. Put everything in its own specific function to be executed for the first CCS engine encountered. (Thanks Matt)
- Calculate the CCS ID for the CCS mode as the first available CCS among all the engines (Thanks Matt)
- create the intel_gt_ccs_mode.c function to host the CCS configuration. We will have it ready for the next series.
- Fix a selftest that was failing because could not set CCS2.
- Add the for_each_available_engine() macro to exclude CCS1+ and start using it in the hangcheck selftest.

v3 -> v4
- Reword correctly the comment in the workaround
- Fix a buffer overflow (Thanks Joonas)
- Handle properly the fused engines when setting the CCS mode.

v2 -> v3
- Simplified the algorithm for creating the list of the exported uabi engines. (Patch 1) (Thanks, Tvrtko)
- Consider the fused engines when creating the uabi engine list (Patch 2) (Thanks, Matt)
- Patch 4 now uses a the refactoring from patch 1, in a cleaner outcome.

v1 -> v2
- In Patch 1 use the correct workaround number (thanks Matt).
- In Patch 2 do not add the extra CCS engines to the exposed UABI engine list and adapt the engine counting accordingly (thanks Tvrtko).
- Reword the commit of Patch 2 (thanks John).

Andi Shyti (4):
drm/i915/gt: Disable HW load balancing for CCS drm/i915/gt: Refactor uabi engine class/instance list creation drm/i915/gt: Disable tests for CCS engines beyond the first drm/i915/gt: Enable only one CCS for compute workload

 drivers/gpu/drm/i915/Makefile                |  1 +
 drivers/gpu/drm/i915/gt/intel_engine_user.c  | 40 ++++++++++++++------
 drivers/gpu/drm/i915/gt/intel_gt.h           | 13 +++++++
 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.c  | 39 +++++++++++++++++++
 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.h  | 13 +++++++
 drivers/gpu/drm/i915/gt/intel_gt_regs.h      |  6 +++
 drivers/gpu/drm/i915/gt/intel_workarounds.c  | 30 ++++++++++++++-
 drivers/gpu/drm/i915/gt/selftest_hangcheck.c | 22 +++++------
 8 files changed, 139 insertions(+), 25 deletions(-)
 create mode 100644 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.c
 create mode 100644 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.h

Signature · 1 line

2.43.0

Andi Shyti

author

2024-03-08 20:22 UTC #1 lore raw

PATCH v5 1/4 drm/i915/gt: Disable HW load balancing for CCS

The hardware should not dynamically balance the load between CCS engines. Wa_14019159160 recommends disabling it across all platforms.

Fixes d2eae8e98d59 ("drm/i915/dg2: Drop force_probe requirement")

Signed-off-by Andi Shyti <[email protected]>

Cc Chris Wilson <[email protected]>

Cc Joonas Lahtinen <[email protected]>

Cc Matt Roper <[email protected]>

Cc <[email protected]> # v6.2+

---
 drivers/gpu/drm/i915/gt/intel_gt_regs.h     |  1 +
 drivers/gpu/drm/i915/gt/intel_workarounds.c | 23 +++++++++++++++++++--
 2 files changed, 22 insertions(+), 2 deletions(-)

drivers/gpu/drm/i915/gt/intel_gt_regs.h +1 -0

index 50962cfd1353..cf709f6c05ae 100644
@@ -1478,6 +1478,7 @@
 
 #define GEN12_RCU_MODE				_MMIO(0x14800)
 #define   GEN12_RCU_MODE_CCS_ENABLE		REG_BIT(0)
+#define   XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE	REG_BIT(1)
 
 #define CHV_FUSE_GT				_MMIO(VLV_GUNIT_BASE + 0x2168)
 #define   CHV_FGT_DISABLE_SS0			(1 << 10)

drivers/gpu/drm/i915/gt/intel_workarounds.c +21 -2

index 25413809b9dc..4865eb5ca9c9 100644
@@ -51,7 +51,8 @@
  *   registers belonging to BCS, VCS or VECS should be implemented in
  *   xcs_engine_wa_init(). Workarounds for registers not belonging to a specific
  *   engine's MMIO range but that are part of of the common RCS/CCS reset domain
- *   should be implemented in general_render_compute_wa_init().
+ *   should be implemented in general_render_compute_wa_init(). The settings
+ *   about the CCS load balancing should be added in ccs_engine_wa_mode().
  *
  * - GT workarounds: the list of these WAs is applied whenever these registers
  *   revert to their default values: on GPU reset, suspend/resume [1]_, etc.

@@ -2854,6 +2855,22 @@ add_render_compute_tuning_settings(struct intel_gt *gt,
 		wa_write_clr(wal, GEN8_GARBCNTL, GEN12_BUS_HASH_CTL_BIT_EXC);
 }
 
+static void ccs_engine_wa_mode(struct intel_engine_cs *engine, struct i915_wa_list *wal)
+{
+	struct intel_gt *gt = engine->gt;
+
+	if (!IS_DG2(gt->i915))
+		return;
+
+	/*
+	 * Wa_14019159160: This workaround, along with others, leads to
+	 * significant challenges in utilizing load balancing among the
+	 * CCS slices. Consequently, an architectural decision has been
+	 * made to completely disable automatic CCS load balancing.
+	 */
+	wa_masked_en(wal, GEN12_RCU_MODE, XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE);
+}
+
 /*
  * The workarounds in this function apply to shared registers in
  * the general render reset domain that aren't tied to a

@@ -3004,8 +3021,10 @@ engine_init_workarounds(struct intel_engine_cs *engine, struct i915_wa_list *wal
 	 * to a single RCS/CCS engine's workaround list since
 	 * they're reset as part of the general render domain reset.
 	 */
-	if (engine->flags & I915_ENGINE_FIRST_RENDER_COMPUTE)
+	if (engine->flags & I915_ENGINE_FIRST_RENDER_COMPUTE) {
 		general_render_compute_wa_init(engine, wal);
+		ccs_engine_wa_mode(engine, wal);
+	}
 
 	if (engine->class == COMPUTE_CLASS)
 		ccs_engine_wa_init(engine, wal);

Signature · 1 line

2.43.0

Matt Roper

Reviewed-by on v5 1/4

2024-03-12 16:58 UTC #2 lore raw

Re: [PATCH v5 1/4] drm/i915/gt: Disable HW load balancing for CCS

Quoted 20 lines · Andi Shyti

The hardware should not dynamically balance the load between CCS engines. Wa_14019159160 recommends disabling it across all platforms.
Fixes d2eae8e98d59 ("drm/i915/dg2: Drop force_probe requirement")
Signed-off-by Andi Shyti <[email protected]>
Cc Chris Wilson <[email protected]>
Cc Joonas Lahtinen <[email protected]>
Cc Matt Roper <[email protected]>
Cc <[email protected]> # v6.2+
---
 drivers/gpu/drm/i915/gt/intel_gt_regs.h     |  1 +
 drivers/gpu/drm/i915/gt/intel_workarounds.c | 23 +++++++++++++++++++--
 2 files changed, 22 insertions(+), 2 deletions(-)
drivers/gpu/drm/i915/gt/intel_gt_regs.h +0 -0
index 50962cfd1353..cf709f6c05ae 100644

drivers/gpu/drm/i915/gt/intel_gt_regs.h line 1481

Quoted 4 lines

drivers/gpu/drm/i915/gt/intel_gt_regs.h +1 -0

@@ -1478,6 +1478,7 @@
 
 #define GEN12_RCU_MODE				_MMIO(0x14800)
 #define   GEN12_RCU_MODE_CCS_ENABLE		REG_BIT(0)
+#define   XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE	REG_BIT(1)

Nitpick: we usually order register bits in descending order. Aside from that,

Reviewed-by Matt Roper <[email protected]>

although I still hope our architects will push through a formal documentation update for this.

Matt

Quoted 55 lines

drivers/gpu/drm/i915/gt/intel_gt_regs.h +0 -0

 #define CHV_FUSE_GT				_MMIO(VLV_GUNIT_BASE + 0x2168)
 #define   CHV_FGT_DISABLE_SS0			(1 << 10)

drivers/gpu/drm/i915/gt/intel_workarounds.c +21 -2

index 25413809b9dc..4865eb5ca9c9 100644
@@ -51,7 +51,8 @@
  *   registers belonging to BCS, VCS or VECS should be implemented in
  *   xcs_engine_wa_init(). Workarounds for registers not belonging to a specific
  *   engine's MMIO range but that are part of of the common RCS/CCS reset domain
- *   should be implemented in general_render_compute_wa_init().
+ *   should be implemented in general_render_compute_wa_init(). The settings
+ *   about the CCS load balancing should be added in ccs_engine_wa_mode().
  *
  * - GT workarounds: the list of these WAs is applied whenever these registers
  *   revert to their default values: on GPU reset, suspend/resume [1]_, etc.

@@ -2854,6 +2855,22 @@ add_render_compute_tuning_settings(struct intel_gt *gt,
 		wa_write_clr(wal, GEN8_GARBCNTL, GEN12_BUS_HASH_CTL_BIT_EXC);
 }
 
+static void ccs_engine_wa_mode(struct intel_engine_cs *engine, struct i915_wa_list *wal)
+{
+	struct intel_gt *gt = engine->gt;
+
+	if (!IS_DG2(gt->i915))
+		return;
+
+	/*
+	 * Wa_14019159160: This workaround, along with others, leads to
+	 * significant challenges in utilizing load balancing among the
+	 * CCS slices. Consequently, an architectural decision has been
+	 * made to completely disable automatic CCS load balancing.
+	 */
+	wa_masked_en(wal, GEN12_RCU_MODE, XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE);
+}
+
 /*
  * The workarounds in this function apply to shared registers in
  * the general render reset domain that aren't tied to a

@@ -3004,8 +3021,10 @@ engine_init_workarounds(struct intel_engine_cs *engine, struct i915_wa_list *wal
 	 * to a single RCS/CCS engine's workaround list since
 	 * they're reset as part of the general render domain reset.
 	 */
-	if (engine->flags & I915_ENGINE_FIRST_RENDER_COMPUTE)
+	if (engine->flags & I915_ENGINE_FIRST_RENDER_COMPUTE) {
 		general_render_compute_wa_init(engine, wal);
+		ccs_engine_wa_mode(engine, wal);
+	}
 
 	if (engine->class == COMPUTE_CLASS)
 		ccs_engine_wa_init(engine, wal);

Signature · 1 line

2.43.0

Signature · 4 lines

Matt Roper
Graphics Software Engineer
Linux GPU Platform Enablement
Intel Corporation

Andi Shyti

author

2024-03-12 20:38 UTC #3 lore raw

Re: [PATCH v5 1/4] drm/i915/gt: Disable HW load balancing for CCS

Hi Matt,

...

Quoted 6 lines

Quoted 3 lines
#define GEN12_RCU_MODE _MMIO(0x14800)
#define GEN12_RCU_MODE_CCS_ENABLE REG_BIT(0)
+#define XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE REG_BIT(1)
Nitpick: we usually order register bits in descending order. Aside from that,

I can take care of it.

Quoted 1 line

Reviewed-by Matt Roper <[email protected]>

Thanks!
Andi

Andi Shyti

author

2024-03-08 20:23 UTC #4 lore raw

PATCH v5 2/4 drm/i915/gt: Refactor uabi engine class/instance list creation

In reply to Andi Shyti

For the upcoming changes we need a cleaner way to build the list of uabi engines.

Signed-off-by Andi Shyti <[email protected]>

Cc <[email protected]> # v6.2+

---
 drivers/gpu/drm/i915/gt/intel_engine_user.c | 29 ++++++++++++---------
 1 file changed, 17 insertions(+), 12 deletions(-)

drivers/gpu/drm/i915/gt/intel_engine_user.c +17 ~~-12~~

index 833987015b8b..11cc06c0c785 100644
@@ -203,7 +203,7 @@ static void engine_rename(struct intel_engine_cs *engine, const char *name, u16
 
 void intel_engines_driver_register(struct drm_i915_private *i915)
 {
-	u16 name_instance, other_instance = 0;
+	u16 class_instance[I915_LAST_UABI_ENGINE_CLASS + 2] = { };
 	struct legacy_ring ring = {};
 	struct list_head *it, *next;
 	struct rb_node **p, *prev;

@@ -214,6 +214,8 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 	prev = NULL;
 	p = &i915->uabi_engines.rb_node;
 	list_for_each_safe(it, next, &engines) {
+		u16 uabi_class;
+
 		struct intel_engine_cs *engine =
 			container_of(it, typeof(*engine), uabi_list);

@@ -222,15 +224,14 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 
 		GEM_BUG_ON(engine->class >= ARRAY_SIZE(uabi_classes));
 		engine->uabi_class = uabi_classes[engine->class];
-		if (engine->uabi_class == I915_NO_UABI_CLASS) {
-			name_instance = other_instance++;
-		} else {
-			GEM_BUG_ON(engine->uabi_class >=
-				   ARRAY_SIZE(i915->engine_uabi_class_count));
-			name_instance =
-				i915->engine_uabi_class_count[engine->uabi_class]++;
-		}
-		engine->uabi_instance = name_instance;
+
+		if (engine->uabi_class == I915_NO_UABI_CLASS)
+			uabi_class = I915_LAST_UABI_ENGINE_CLASS + 1;
+		else
+			uabi_class = engine->uabi_class;
+
+		GEM_BUG_ON(uabi_class >= ARRAY_SIZE(class_instance));
+		engine->uabi_instance = class_instance[uabi_class]++;
 
 		/*
 		 * Replace the internal name with the final user and log facing

@@ -238,11 +239,15 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 		 */
 		engine_rename(engine,
 			      intel_engine_class_repr(engine->class),
-			      name_instance);
+			      engine->uabi_instance);
 
-		if (engine->uabi_class == I915_NO_UABI_CLASS)
+		if (uabi_class > I915_LAST_UABI_ENGINE_CLASS)
 			continue;
 
+		GEM_BUG_ON(uabi_class >=
+			   ARRAY_SIZE(i915->engine_uabi_class_count));
+		i915->engine_uabi_class_count[uabi_class]++;
+
 		rb_link_node(&engine->uabi_node, prev, p);
 		rb_insert_color(&engine->uabi_node, &i915->uabi_engines);

Signature · 1 line

2.43.0

Matt Roper

2024-03-12 17:08 UTC #5 lore raw

Re: [PATCH v5 2/4] drm/i915/gt: Refactor uabi engine class/instance list creation

Quoted 6 lines · Andi Shyti

For the upcoming changes we need a cleaner way to build the list of uabi engines.
Suggested-by Tvrtko Ursulin <[email protected]>
Signed-off-by Andi Shyti <[email protected]>
Cc <[email protected]> # v6.2+

I don't really see why we need patches 2 & 3 in this series. If we want to restrict the platform to a single CCS engine for now (and give that single engine access to all of the cslices), it would be much simpler to only create a single intel_engine_cs which which would then cause both i915 and userspace to only consider a single engine, even if more than one is physically present. That could be done with a simple adjustment to engine_mask_apply_compute_fuses() to mask off extra bits from the engine mask such that only a single CCS can get returned rather than the mask of all CCSs that are present.

Managing all of the engines in the KMD but only exposing one (some) of them to userspace might be something we need if you want to add extra functionality down to road to "hotplug" extra engines, or to allow userspace to explicitly request multi-CCS mode. But none of that seems necessary for this series, especially for something you're backporting to stable kernels.

Matt

Quoted 71 lines

---
 drivers/gpu/drm/i915/gt/intel_engine_user.c | 29 ++++++++++++---------
 1 file changed, 17 insertions(+), 12 deletions(-)

drivers/gpu/drm/i915/gt/intel_engine_user.c +17 ~~-12~~

index 833987015b8b..11cc06c0c785 100644
@@ -203,7 +203,7 @@ static void engine_rename(struct intel_engine_cs *engine, const char *name, u16
 
 void intel_engines_driver_register(struct drm_i915_private *i915)
 {
-	u16 name_instance, other_instance = 0;
+	u16 class_instance[I915_LAST_UABI_ENGINE_CLASS + 2] = { };
 	struct legacy_ring ring = {};
 	struct list_head *it, *next;
 	struct rb_node **p, *prev;

@@ -214,6 +214,8 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 	prev = NULL;
 	p = &i915->uabi_engines.rb_node;
 	list_for_each_safe(it, next, &engines) {
+		u16 uabi_class;
+
 		struct intel_engine_cs *engine =
 			container_of(it, typeof(*engine), uabi_list);

@@ -222,15 +224,14 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 
 		GEM_BUG_ON(engine->class >= ARRAY_SIZE(uabi_classes));
 		engine->uabi_class = uabi_classes[engine->class];
-		if (engine->uabi_class == I915_NO_UABI_CLASS) {
-			name_instance = other_instance++;
-		} else {
-			GEM_BUG_ON(engine->uabi_class >=
-				   ARRAY_SIZE(i915->engine_uabi_class_count));
-			name_instance =
-				i915->engine_uabi_class_count[engine->uabi_class]++;
-		}
-		engine->uabi_instance = name_instance;
+
+		if (engine->uabi_class == I915_NO_UABI_CLASS)
+			uabi_class = I915_LAST_UABI_ENGINE_CLASS + 1;
+		else
+			uabi_class = engine->uabi_class;
+
+		GEM_BUG_ON(uabi_class >= ARRAY_SIZE(class_instance));
+		engine->uabi_instance = class_instance[uabi_class]++;
 
 		/*
 		 * Replace the internal name with the final user and log facing

@@ -238,11 +239,15 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 		 */
 		engine_rename(engine,
 			      intel_engine_class_repr(engine->class),
-			      name_instance);
+			      engine->uabi_instance);
 
-		if (engine->uabi_class == I915_NO_UABI_CLASS)
+		if (uabi_class > I915_LAST_UABI_ENGINE_CLASS)
 			continue;
 
+		GEM_BUG_ON(uabi_class >=
+			   ARRAY_SIZE(i915->engine_uabi_class_count));
+		i915->engine_uabi_class_count[uabi_class]++;
+
 		rb_link_node(&engine->uabi_node, prev, p);
 		rb_insert_color(&engine->uabi_node, &i915->uabi_engines);

Signature · 1 line

2.43.0

Signature · 4 lines

Matt Roper
Graphics Software Engineer
Linux GPU Platform Enablement
Intel Corporation

Andi Shyti

author

2024-03-12 20:50 UTC #6 lore raw

Re: [PATCH v5 2/4] drm/i915/gt: Refactor uabi engine class/instance list creation

Quoted 9 lines · Matt Roper

Quoted 6 lines · Andi Shyti
For the upcoming changes we need a cleaner way to build the list of uabi engines.
Suggested-by Tvrtko Ursulin <[email protected]>
Signed-off-by Andi Shyti <[email protected]>
Cc <[email protected]> # v6.2+
I don't really see why we need patches 2 & 3 in this series.

For patch number '2' We had a round of review with Tvrtko and we wanted to avoid the change I pasted at the bottom[*], which would decrease something that was increased earlier.

Quoted 10 lines

If we want
to restrict the platform to a single CCS engine for now (and give that single engine access to all of the cslices), it would be much simpler to only create a single intel_engine_cs which which would then cause both i915 and userspace to only consider a single engine, even if more than one is physically present. That could be done with a simple adjustment to engine_mask_apply_compute_fuses() to mask off extra bits from the engine mask such that only a single CCS can get returned rather than the mask of all CCSs that are present.

Quoted 6 lines

Managing all of the engines in the KMD but only exposing one (some) of them to userspace might be something we need if you want to add extra functionality down to road to "hotplug" extra engines, or to allow userspace to explicitly request multi-CCS mode. But none of that seems necessary for this series, especially for something you're backporting to stable kernels.

It's true, it would even be easier to mask out all the CCS engines after the first. I thought of this.

On one hand hand, adding a for_each_available_engine() throught the stable path its a bit of abusing, but it's functional to the single CCS mode.

I was aiming for a longer term solution. If I add a patch to mask off CCS engines, then I will need to revert it quite soon for the stable release.

I'm not sure which one is better, though.

Thanks,
Andi

[*]

drivers/gpu/drm/i915/gt/intel_engine_user.c +9 -0

index 833987015b8b..7041acc77810 100644
@@ -243,6 +243,15 @@  void intel_engines_driver_register(struct drm_i915_private *i915)
 		if (engine->uabi_class == I915_NO_UABI_CLASS)
 			continue;
 
+		/*
+		 * Do not list and do not count CCS engines other than the first
+		 */
+		if (engine->uabi_class == I915_ENGINE_CLASS_COMPUTE &&
+		    engine->uabi_instance > 0) {
+			i915->engine_uabi_class_count[engine->uabi_class]--;
+			continue;
+		}
+
 		rb_link_node(&engine->uabi_node, prev, p);
 		rb_insert_color(&engine->uabi_node, &i915->uabi_engines);

Andi Shyti

author

2024-03-08 20:23 UTC #7 lore raw

PATCH v5 3/4 drm/i915/gt: Disable tests for CCS engines beyond the first

In reply to Andi Shyti

In anticipation of the upcoming commit that will operate with only one CCS stream, when more than one CCS slice is present, create a new for_each_available_engine() that excludes CCS engines beyond the forst. Begin using it in the hangcheck selftest.

Signed-off-by Andi Shyti <[email protected]>

---
 drivers/gpu/drm/i915/gt/intel_gt.h           | 13 ++++++++++++
 drivers/gpu/drm/i915/gt/selftest_hangcheck.c | 22 ++++++++++----------
 2 files changed, 24 insertions(+), 11 deletions(-)

drivers/gpu/drm/i915/gt/intel_gt.h +13 -0

index 6e7cab60834c..d3ee7aee9c7c 100644
@@ -188,6 +188,19 @@ void intel_gt_release_all(struct drm_i915_private *i915);
 	     (id__)++) \
 		for_each_if ((engine__) = (gt__)->engine[(id__)])
 
+/*
+ * Simple iterator over all initialised engines that
+ * takes into account CCS fixed mode load balancing
+ */
+#define for_each_available_engine(engine__, gt__, id__) \
+	for ((id__) = 0; \
+	     (id__) < I915_NUM_ENGINES; \
+	     (id__)++) \
+		for_each_if \
+			(((engine__) = (gt__)->engine[(id__)]) && \
+			 !(engine__->class == COMPUTE_CLASS && \
+			   engine__->instance))
+
 /* Iterator over subset of engines selected by mask */
 #define for_each_engine_masked(engine__, gt__, mask__, tmp__) \
 	for ((tmp__) = (mask__) & (gt__)->info.engine_mask; \

drivers/gpu/drm/i915/gt/selftest_hangcheck.c +11 ~~-11~~

index 9ce8ff1c04fe..f1e684987ddb 100644
@@ -296,7 +296,7 @@ static int igt_hang_sanitycheck(void *arg)
 	if (err)
 		return err;
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		struct intel_wedge_me w;
 		long timeout;

@@ -360,7 +360,7 @@ static int igt_reset_nop(void *arg)
 	reset_count = i915_reset_count(global);
 	count = 0;
 	do {
-		for_each_engine(engine, gt, id) {
+		for_each_available_engine(engine, gt, id) {
 			struct intel_context *ce;
 			int i;

@@ -433,7 +433,7 @@ static int igt_reset_nop_engine(void *arg)
 	if (!intel_has_reset_engine(gt))
 		return 0;
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		unsigned int reset_count, reset_engine_count, count;
 		struct intel_context *ce;
 		IGT_TIMEOUT(end_time);

@@ -553,7 +553,7 @@ static int igt_reset_fail_engine(void *arg)
 	if (!intel_has_reset_engine(gt))
 		return 0;
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		unsigned int count;
 		struct intel_context *ce;
 		IGT_TIMEOUT(end_time);

@@ -700,7 +700,7 @@ static int __igt_reset_engine(struct intel_gt *gt, bool active)
 			return err;
 	}
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		unsigned int reset_count, reset_engine_count;
 		unsigned long count;
 		bool using_guc = intel_engine_uses_guc(engine);

@@ -990,7 +990,7 @@ static int __igt_reset_engines(struct intel_gt *gt,
 	if (!threads)
 		return -ENOMEM;
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		unsigned long device = i915_reset_count(global);
 		unsigned long count = 0, reported;
 		bool using_guc = intel_engine_uses_guc(engine);

@@ -1010,7 +1010,7 @@ static int __igt_reset_engines(struct intel_gt *gt,
 		}
 
 		memset(threads, 0, sizeof(*threads) * I915_NUM_ENGINES);
-		for_each_engine(other, gt, tmp) {
+		for_each_available_engine(other, gt, tmp) {
 			struct kthread_worker *worker;
 
 			threads[tmp].resets =

@@ -1185,7 +1185,7 @@ static int __igt_reset_engines(struct intel_gt *gt,
 		}
 
 unwind:
-		for_each_engine(other, gt, tmp) {
+		for_each_available_engine(other, gt, tmp) {
 			int ret;
 
 			if (!threads[tmp].worker)

@@ -1621,7 +1621,7 @@ static int wait_for_others(struct intel_gt *gt,
 	struct intel_engine_cs *engine;
 	enum intel_engine_id id;
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		if (engine == exclude)
 			continue;

@@ -1649,7 +1649,7 @@ static int igt_reset_queue(void *arg)
 	if (err)
 		goto unlock;
 
-	for_each_engine(engine, gt, id) {
+	for_each_available_engine(engine, gt, id) {
 		struct intel_selftest_saved_policy saved;
 		struct i915_request *prev;
 		IGT_TIMEOUT(end_time);

@@ -1982,7 +1982,7 @@ static int igt_reset_engines_atomic(void *arg)
 		struct intel_engine_cs *engine;
 		enum intel_engine_id id;
 
-		for_each_engine(engine, gt, id) {
+		for_each_available_engine(engine, gt, id) {
 			err = igt_atomic_reset_engine(engine, p);
 			if (err)
 				goto out;

Signature · 1 line

2.43.0

kernel test robot

build bot

2024-03-08 20:26 UTC #8 lore raw

Re: [PATCH v5 3/4] drm/i915/gt: Disable tests for CCS engines beyond the first

FYI: kernel test robot notices the stable kernel rule is not satisfied.

Hi,

Thanks for your patch.

FYI: kernel test robot notices the stable kernel rule is not satisfied.

The check is based on https://www.kernel.org/doc/html/latest/process/stable-kernel-rules.html#option-1

Rule: add the tag "Cc: [email protected]" in the sign-off area to have the patch automatically included in the stable tree.
Subject: [PATCH v5 3/4] drm/i915/gt: Disable tests for CCS engines beyond the first

Link https://lore.kernel.org/stable/20240308202223.406384-4-andi.shyti%40linux.intel.com open here

Signature · 2 lines

0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki

Andi Shyti

author

2024-03-08 20:23 UTC #9 lore raw

PATCH v5 4/4 drm/i915/gt: Enable only one CCS for compute workload

In reply to Andi Shyti

Enable only one CCS engine by default with all the compute sices allocated to it.

While generating the list of UABI engines to be exposed to the user, exclude any additional CCS engines beyond the first instance.

This change can be tested with igt i915_query.

Fixes d2eae8e98d59 ("drm/i915/dg2: Drop force_probe requirement")

Requires: 075e003a9e22 ("drm/i915/gt: Refactor uabi engine class/instance list creation")
Requires: 58b935268238 ("drm/i915/gt: Disable tests for CCS engines beyond the first")

Signed-off-by Andi Shyti <[email protected]>

Cc Chris Wilson <[email protected]>

Cc Joonas Lahtinen <[email protected]>

Cc Matt Roper <[email protected]>

Cc <[email protected]> # v6.2+

---
 drivers/gpu/drm/i915/Makefile               |  1 +
 drivers/gpu/drm/i915/gt/intel_engine_user.c | 11 ++++++
 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.c | 39 +++++++++++++++++++++
 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.h | 13 +++++++
 drivers/gpu/drm/i915/gt/intel_gt_regs.h     |  5 +++
 drivers/gpu/drm/i915/gt/intel_workarounds.c |  7 ++++
 6 files changed, 76 insertions(+)
 create mode 100644 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.c
 create mode 100644 drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.h

drivers/gpu/drm/i915/Makefile +1 -0

index 3ef6ed41e62b..a6885a1d41a1 100644
@@ -118,6 +118,7 @@ gt-y += \
 	gt/intel_ggtt_fencing.o \
 	gt/intel_gt.o \
 	gt/intel_gt_buffer_pool.o \
+	gt/intel_gt_ccs_mode.o \
 	gt/intel_gt_clock_utils.o \
 	gt/intel_gt_debugfs.o \
 	gt/intel_gt_engines_debugfs.o \

drivers/gpu/drm/i915/gt/intel_engine_user.c +11 -0

index 11cc06c0c785..9ef1c4ce252d 100644
@@ -208,6 +208,7 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 	struct list_head *it, *next;
 	struct rb_node **p, *prev;
 	LIST_HEAD(engines);
+	u16 uabi_ccs = 0;
 
 	sort_engines(i915, &engines);

@@ -244,6 +245,16 @@ void intel_engines_driver_register(struct drm_i915_private *i915)
 		if (uabi_class > I915_LAST_UABI_ENGINE_CLASS)
 			continue;
 
+		/*
+		 * The load is balanced among all the available compute
+		 * slices. Expose only the first instance of the compute
+		 * engine.
+		 */
+		if (IS_DG2(i915) &&
+		    uabi_class == I915_ENGINE_CLASS_COMPUTE &&
+		    uabi_ccs++)
+			continue;
+
 		GEM_BUG_ON(uabi_class >=
 			   ARRAY_SIZE(i915->engine_uabi_class_count));
 		i915->engine_uabi_class_count[uabi_class]++;

drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.c new file +39 -0

new file mode 100644
index 000000000000..044219c5960a
@@ -0,0 +1,39 @@
+// SPDX-License-Identifier: MIT
+/*
+ * Copyright © 2024 Intel Corporation
+ */
+
+#include "i915_drv.h"
+#include "intel_gt.h"
+#include "intel_gt_ccs_mode.h"
+#include "intel_gt_regs.h"
+
+void intel_gt_apply_ccs_mode(struct intel_gt *gt)
+{
+	int cslice;
+	u32 mode = 0;
+	int first_ccs = __ffs(CCS_MASK(gt));
+
+	if (!IS_DG2(gt->i915))
+		return;
+
+	/* Build the value for the fixed CCS load balancing */
+	for (cslice = 0; cslice < I915_MAX_CCS; cslice++) {
+		if (CCS_MASK(gt) & BIT(cslice))
+			/*
+			 * If available, assign the cslice
+			 * to the first available engine...
+			 */
+			mode |= XEHP_CCS_MODE_CSLICE(cslice, first_ccs);
+
+		else
+			/*
+			 * ... otherwise, mark the cslice as
+			 * unavailable if no CCS dispatches here
+			 */
+			mode |= XEHP_CCS_MODE_CSLICE(cslice,
+						     XEHP_CCS_MODE_CSLICE_MASK);
+	}
+
+	intel_uncore_write(gt->uncore, XEHP_CCS_MODE, mode);
+}

drivers/gpu/drm/i915/gt/intel_gt_ccs_mode.h new file +13 -0

new file mode 100644
index 000000000000..9e5549caeb26
@@ -0,0 +1,13 @@
+/* SPDX-License-Identifier: MIT */
+/*
+ * Copyright © 2024 Intel Corporation
+ */
+
+#ifndef __INTEL_GT_CCS_MODE_H__
+#define __INTEL_GT_CCS_MODE_H__
+
+struct intel_gt;
+
+void intel_gt_apply_ccs_mode(struct intel_gt *gt);
+
+#endif /* __INTEL_GT_CCS_MODE_H__ */

drivers/gpu/drm/i915/gt/intel_gt_regs.h +5 -0

index cf709f6c05ae..8224dd99c7d7 100644
@@ -1480,6 +1480,11 @@
 #define   GEN12_RCU_MODE_CCS_ENABLE		REG_BIT(0)
 #define   XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE	REG_BIT(1)
 
+#define XEHP_CCS_MODE				_MMIO(0x14804)
+#define   XEHP_CCS_MODE_CSLICE_MASK		REG_GENMASK(2, 0) /* CCS0-3 + rsvd */
+#define   XEHP_CCS_MODE_CSLICE_WIDTH		ilog2(XEHP_CCS_MODE_CSLICE_MASK + 1)
+#define   XEHP_CCS_MODE_CSLICE(cslice, ccs)	(ccs << (cslice * XEHP_CCS_MODE_CSLICE_WIDTH))
+
 #define CHV_FUSE_GT				_MMIO(VLV_GUNIT_BASE + 0x2168)
 #define   CHV_FGT_DISABLE_SS0			(1 << 10)
 #define   CHV_FGT_DISABLE_SS1			(1 << 11)

drivers/gpu/drm/i915/gt/intel_workarounds.c +7 -0

index 4865eb5ca9c9..6ec3582c9735 100644
@@ -10,6 +10,7 @@
 #include "intel_engine_regs.h"
 #include "intel_gpu_commands.h"
 #include "intel_gt.h"
+#include "intel_gt_ccs_mode.h"
 #include "intel_gt_mcr.h"
 #include "intel_gt_print.h"
 #include "intel_gt_regs.h"

@@ -2869,6 +2870,12 @@ static void ccs_engine_wa_mode(struct intel_engine_cs *engine, struct i915_wa_li
 	 * made to completely disable automatic CCS load balancing.
 	 */
 	wa_masked_en(wal, GEN12_RCU_MODE, XEHP_RCU_MODE_FIXED_SLICE_CCS_MODE);
+
+	/*
+	 * After having disabled automatic load balancing we need to
+	 * assign all slices to a single CCS. We will call it CCS mode 1
+	 */
+	intel_gt_apply_ccs_mode(gt);
 }
 
 /*

Signature · 1 line

2.43.0

Patchwork

2024-03-08 21:14 UTC #10 lore raw

✗ Fi.CI.CHECKPATCH: warning for Disable automatic load CCS load balancing (rev7)

In reply to Andi Shyti

== Series Details ==

Series: Disable automatic load CCS load balancing (rev7)
URL : https://patchwork.freedesktop.org/series/129951/
State : warning

== Summary ==

Error: dim checkpatch failed
7e72bbeacb12 drm/i915/gt: Disable HW load balancing for CCS
181bfab6a479 drm/i915/gt: Refactor uabi engine class/instance list creation
-:55: WARNING:AVOID_BUG: Do not crash the kernel unless it is absolutely unavoidable--use WARN_ON_ONCE() plus recovery code (if feasible) instead of BUG() or variants #55: FILE: drivers/gpu/drm/i915/gt/intel_engine_user.c:233:
+ GEM_BUG_ON(uabi_class >= ARRAY_SIZE(class_instance));

-:71: WARNING:AVOID_BUG: Do not crash the kernel unless it is absolutely unavoidable--use WARN_ON_ONCE() plus recovery code (if feasible) instead of BUG() or variants #71: FILE: drivers/gpu/drm/i915/gt/intel_engine_user.c:247:
+ GEM_BUG_ON(uabi_class >=

total: 0 errors, 2 warnings, 0 checks, 56 lines checked
df660f09b780 drm/i915/gt: Disable tests for CCS engines beyond the first -:26: ERROR:COMPLEX_MACRO: Macros with complex values should be enclosed in parentheses #26: FILE: drivers/gpu/drm/i915/gt/intel_gt.h:195:
+#define for_each_available_engine(engine__, gt__, id__) \
+ for ((id__) = 0; \
+ (id__) < I915_NUM_ENGINES; \
+ (id__)++) \
+ for_each_if \
+ (((engine__) = (gt__)->engine[(id__)]) && \
+ !(engine__->class == COMPUTE_CLASS && \
+ engine__->instance))

-:26: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'engine__' - possible side-effects? #26: FILE: drivers/gpu/drm/i915/gt/intel_gt.h:195:
+#define for_each_available_engine(engine__, gt__, id__) \
+ for ((id__) = 0; \
+ (id__) < I915_NUM_ENGINES; \
+ (id__)++) \
+ for_each_if \
+ (((engine__) = (gt__)->engine[(id__)]) && \
+ !(engine__->class == COMPUTE_CLASS && \
+ engine__->instance))

-:26: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'id__' - possible side-effects? #26: FILE: drivers/gpu/drm/i915/gt/intel_gt.h:195:
+#define for_each_available_engine(engine__, gt__, id__) \
+ for ((id__) = 0; \
+ (id__) < I915_NUM_ENGINES; \
+ (id__)++) \
+ for_each_if \
+ (((engine__) = (gt__)->engine[(id__)]) && \
+ !(engine__->class == COMPUTE_CLASS && \
+ engine__->instance))

total: 1 errors, 0 warnings, 2 checks, 107 lines checked
bd63173366d9 drm/i915/gt: Enable only one CCS for compute workload
Traceback (most recent call last):
File "scripts/spdxcheck.py", line 6, in <module>
from ply import lex, yacc
ModuleNotFoundError: No module named 'ply'
Traceback (most recent call last):
File "scripts/spdxcheck.py", line 6, in <module>
from ply import lex, yacc
ModuleNotFoundError: No module named 'ply'
-:16: WARNING:COMMIT_LOG_LONG_LINE: Prefer a maximum 75 chars per line (possible unwrapped commit description?) #16:
Requires: 075e003a9e22 ("drm/i915/gt: Refactor uabi engine class/instance list creation")

-:66: WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating? #66:
new file mode 100644

-:140: CHECK:MACRO_ARG_PRECEDENCE: Macro argument 'cslice' may be better as '(cslice)' to avoid precedence issues #140: FILE: drivers/gpu/drm/i915/gt/intel_gt_regs.h:1486:
+#define XEHP_CCS_MODE_CSLICE(cslice, ccs) (ccs << (cslice * XEHP_CCS_MODE_CSLICE_WIDTH))

-:140: CHECK:MACRO_ARG_PRECEDENCE: Macro argument 'ccs' may be better as '(ccs)' to avoid precedence issues #140: FILE: drivers/gpu/drm/i915/gt/intel_gt_regs.h:1486:
+#define XEHP_CCS_MODE_CSLICE(cslice, ccs) (ccs << (cslice * XEHP_CCS_MODE_CSLICE_WIDTH))

total: 0 errors, 2 warnings, 2 checks, 112 lines checked

Patchwork

2024-03-08 21:14 UTC #11 lore raw

✗ Fi.CI.SPARSE: warning for Disable automatic load CCS load balancing (rev7)

In reply to Andi Shyti

== Series Details ==

Series: Disable automatic load CCS load balancing (rev7)
URL : https://patchwork.freedesktop.org/series/129951/
State : warning

== Summary ==

Error: dim sparse failed
Sparse version: v0.6.2
Fast mode used, each commit won't be checked separately.

Patchwork

2024-03-08 21:28 UTC #12 lore raw

✓ Fi.CI.BAT: success for Disable automatic load CCS load balancing (rev7)

In reply to Andi Shyti

== Series Details ==

Series: Disable automatic load CCS load balancing (rev7)
URL : https://patchwork.freedesktop.org/series/129951/
State : success

== Summary ==

CI Bug Log - changes from CI_DRM_14416 -> Patchwork_129951v7
====================================================

Summary
-------

**SUCCESS**

No regressions found.

External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/index.html

Participating hosts (39 -> 37)
------------------------------

Missing (2): bat-kbl-2 fi-snb-2520m

Known issues
------------

Here are the changes found in Patchwork_129951v7 that come from known issues:

### IGT changes ###

#### Issues hit ####

* igt@gem_lmem_swapping@basic:
- fi-pnv-d510: NOTRUN -> [SKIP][1] +32 other tests skip
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/fi-pnv-d510/igt@[email protected]

* igt@gem_lmem_swapping@parallel-random-engines:
- bat-adlm-1: NOTRUN -> [SKIP][2] ([i915#4613]) +3 other tests skip
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]

* igt@gem_lmem_swapping@verify-random:
- bat-mtlp-6: NOTRUN -> [SKIP][3] ([i915#4613]) +3 other tests skip
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@i915_pm_rps@basic-api:
- bat-adlm-1: NOTRUN -> [SKIP][4] ([i915#6621])
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][5] ([i915#6621])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@kms_force_connector_basic@force-load-detect:
- bat-adlm-1: NOTRUN -> [SKIP][6]
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]

* igt@kms_force_connector_basic@prune-stale-modes:
- bat-mtlp-6: NOTRUN -> [SKIP][7] ([i915#5274] / [i915#9792])
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@kms_frontbuffer_tracking@basic:
- bat-adlm-1: NOTRUN -> [SKIP][8] ([i915#1849] / [i915#4342])
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][9] ([i915#4342] / [i915#5354] / [i915#9792])
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@kms_pipe_crc_basic@hang-read-crc:
- bat-adlm-1: NOTRUN -> [SKIP][10] ([i915#9875] / [i915#9900]) +6 other tests skip
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][11] ([i915#9792]) +7 other tests skip
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@kms_pm_backlight@basic-brightness:
- bat-adlm-1: NOTRUN -> [SKIP][12] ([i915#5354])
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][13] ([i915#5354] / [i915#9792])
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@kms_pm_rpm@basic-pci-d3-state:
- bat-dg2-11: [PASS][14] -> [ABORT][15] ([i915#10367])
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/bat-dg2-11/igt@[email protected]
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-dg2-11/igt@[email protected]

* igt@kms_psr@psr-cursor-plane-move:
- bat-mtlp-6: NOTRUN -> [SKIP][16] ([i915#9673] / [i915#9732] / [i915#9792]) +3 other tests skip
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@kms_psr@psr-sprite-plane-onoff:
- bat-adlm-1: NOTRUN -> [SKIP][17] ([i915#9673] / [i915#9732]) +3 other tests skip
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]

* igt@kms_setmode@basic-clone-single-crtc:
- bat-adlm-1: NOTRUN -> [SKIP][18] ([i915#3555])
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][19] ([i915#3555] / [i915#8809] / [i915#9792])
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@prime_vgem@basic-fence-flip:
- bat-adlm-1: NOTRUN -> [SKIP][20] ([i915#3708] / [i915#9900])
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][21] ([i915#3708] / [i915#9792])
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@prime_vgem@basic-fence-mmap:
- bat-mtlp-6: NOTRUN -> [SKIP][22] ([i915#3708] / [i915#4077]) +1 other test skip
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

* igt@prime_vgem@basic-write:
- bat-adlm-1: NOTRUN -> [SKIP][23] ([i915#3708]) +2 other tests skip
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adlm-1/igt@[email protected]
- bat-mtlp-6: NOTRUN -> [SKIP][24] ([i915#3708]) +2 other tests skip
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-mtlp-6/igt@[email protected]

#### Possible fixes ####

* igt@i915_module_load@load:
- fi-pnv-d510: [ABORT][25] -> [PASS][26]
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/fi-pnv-d510/igt@[email protected]
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/fi-pnv-d510/igt@[email protected]

* igt@i915_selftest@live@gt_contexts:
- bat-dg2-9: [ABORT][27] ([i915#10366]) -> [PASS][28]
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/bat-dg2-9/igt@i915_selftest@live@gt_contexts.html
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-dg2-9/igt@i915_selftest@live@gt_contexts.html

* igt@i915_selftest@live@hangcheck:
- {bat-adls-6}: [DMESG-WARN][29] ([i915#5591]) -> [PASS][30]
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/bat-adls-6/igt@i915_selftest@[email protected]
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/bat-adls-6/igt@i915_selftest@[email protected]

{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).

Build changes
-------------

* Linux: CI_DRM_14416 -> Patchwork_129951v7

CI-20190529: 20190529
CI_DRM_14416: 3fde6df89bac97416ce1c82b14237a1a67ce3285 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_7751: 86173d01d4d3644237f781dc5f9890bd26c988de @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_129951v7: 3fde6df89bac97416ce1c82b14237a1a67ce3285 @ git://anongit.freedesktop.org/gfx-ci/linux

### Linux commits

1247675970e1 drm/i915/gt: Enable only one CCS for compute workload a2a9084121db drm/i915/gt: Disable tests for CCS engines beyond the first af9b9aa00286 drm/i915/gt: Refactor uabi engine class/instance list creation 53214224c0f2 drm/i915/gt: Disable HW load balancing for CCS

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/index.html

Patchwork

2024-03-09 12:00 UTC #13 lore raw

✗ Fi.CI.IGT: failure for Disable automatic load CCS load balancing (rev7)

In reply to Andi Shyti

== Series Details ==

Series: Disable automatic load CCS load balancing (rev7)
URL : https://patchwork.freedesktop.org/series/129951/
State : failure

== Summary ==

CI Bug Log - changes from CI_DRM_14416_full -> Patchwork_129951v7_full
====================================================

Summary
-------

**FAILURE**

Serious unknown changes coming with Patchwork_129951v7_full absolutely need to be verified manually.

If you think the reported changes have nothing to do with the changes
introduced in Patchwork_129951v7_full, please notify your bug team ([email protected]) to allow them to document this new failure mode, which will reduce false positives in CI.

Participating hosts (9 -> 8)
------------------------------

Missing (1): shard-snb-0

Possible new issues
-------------------

Here are the unknown changes that may have been introduced in Patchwork_129951v7_full:

### IGT changes ###

#### Possible regressions ####

* igt@kms_flip@plain-flip-ts-check-interruptible@a-hdmi-a4:
- shard-dg1: NOTRUN -> [FAIL][1] +1 other test fail
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-18/igt@kms_flip@[email protected]

* igt@kms_flip@wf_vblank-ts-check@a-hdmi-a1:
- shard-rkl: NOTRUN -> [FAIL][2] +1 other test fail
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@kms_flip@[email protected]

* igt@kms_pm_rpm@dpms-non-lpsp:
- shard-dg1: [PASS][3] -> [ABORT][4]
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg1-13/igt@[email protected]
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-12/igt@[email protected]

Known issues
------------

Here are the changes found in Patchwork_129951v7_full that come from known issues:

### IGT changes ###

#### Issues hit ####

* igt@api_intel_bb@blit-reloc-keep-cache:
- shard-dg1: NOTRUN -> [SKIP][5] ([i915#8411])
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-17/igt@[email protected]
- shard-dg2: NOTRUN -> [SKIP][6] ([i915#8411]) +1 other test skip
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-2/igt@[email protected]

* igt@api_intel_bb@blit-reloc-purge-cache:
- shard-mtlp: NOTRUN -> [SKIP][7] ([i915#8411])
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@api_intel_bb@crc32:
- shard-tglu: NOTRUN -> [SKIP][8] ([i915#6230])
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-10/igt@[email protected]

* igt@drm_fdinfo@all-busy-idle-check-all:
- shard-dg2: NOTRUN -> [SKIP][9] ([i915#8414])
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@drm_fdinfo@busy-hang@rcs0:
- shard-mtlp: NOTRUN -> [SKIP][10] ([i915#8414]) +12 other tests skip
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@drm_fdinfo@[email protected]

* igt@drm_fdinfo@busy@vcs1:
- shard-dg1: NOTRUN -> [SKIP][11] ([i915#8414]) +4 other tests skip
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@drm_fdinfo@[email protected]

* igt@drm_fdinfo@most-busy-idle-check-all@rcs0:
- shard-rkl: [PASS][12] -> [FAIL][13] ([i915#7742])
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-5/igt@drm_fdinfo@[email protected]
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-4/igt@drm_fdinfo@[email protected]

* igt@gem_bad_reloc@negative-reloc-bltcopy:
- shard-dg2: NOTRUN -> [SKIP][14] ([i915#3281]) +4 other tests skip
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gem_caching@writes:
- shard-mtlp: NOTRUN -> [SKIP][15] ([i915#4873])
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@gem_ccs@ctrl-surf-copy-new-ctx:
- shard-mtlp: NOTRUN -> [SKIP][16] ([i915#9323])
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@gem_ccs@suspend-resume:
- shard-dg1: NOTRUN -> [SKIP][17] ([i915#9323])
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@gem_ctx_exec@basic-nohangcheck:
- shard-rkl: NOTRUN -> [FAIL][18] ([i915#6268])
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_ctx_persistence@hang:
- shard-snb: NOTRUN -> [SKIP][19] ([i915#1099]) +1 other test skip
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb4/igt@[email protected]

* igt@gem_ctx_persistence@heartbeat-close:
- shard-dg2: NOTRUN -> [SKIP][20] ([i915#8555])
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gem_ctx_sseu@engines:
- shard-dg1: NOTRUN -> [SKIP][21] ([i915#280]) +1 other test skip
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@gem_eio@unwedge-stress:
- shard-snb: NOTRUN -> [FAIL][22] ([i915#8898])
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb4/igt@[email protected]
- shard-dg1: [PASS][23] -> [FAIL][24] ([i915#5784])
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg1-12/igt@[email protected]
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-18/igt@[email protected]

* igt@gem_exec_balancer@noheartbeat:
- shard-dg1: NOTRUN -> [SKIP][25] ([i915#8555])
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]

* igt@gem_exec_balancer@parallel-out-fence:
- shard-rkl: NOTRUN -> [SKIP][26] ([i915#4525])
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_exec_fair@basic-deadline:
- shard-mtlp: NOTRUN -> [SKIP][27] ([i915#4473] / [i915#4771])
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@gem_exec_fair@basic-none-solo:
- shard-mtlp: NOTRUN -> [SKIP][28] ([i915#4473])
[28]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@gem_exec_fair@basic-pace-share@rcs0:
- shard-glk: NOTRUN -> [FAIL][29] ([i915#2842])
[29]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk8/igt@gem_exec_fair@[email protected]

* igt@gem_exec_fair@basic-pace-solo@rcs0:
- shard-tglu: [PASS][30] -> [FAIL][31] ([i915#2842]) +1 other test fail
[30]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-2/igt@gem_exec_fair@[email protected]
[31]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-3/igt@gem_exec_fair@[email protected]

* igt@gem_exec_flush@basic-uc-prw-default:
- shard-dg1: NOTRUN -> [SKIP][32] ([i915#3539]) +1 other test skip
[32]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@gem_exec_flush@basic-wb-pro-default:
- shard-dg2: NOTRUN -> [SKIP][33] ([i915#3539] / [i915#4852]) +1 other test skip
[33]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gem_exec_flush@basic-wb-prw-default:
- shard-dg1: NOTRUN -> [SKIP][34] ([i915#3539] / [i915#4852])
[34]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@gem_exec_gttfill@multigpu-basic:
- shard-mtlp: NOTRUN -> [SKIP][35] ([i915#7697]) +1 other test skip
[35]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@gem_exec_reloc@basic-gtt-noreloc:
- shard-mtlp: NOTRUN -> [SKIP][36] ([i915#3281]) +5 other tests skip
[36]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@gem_exec_reloc@basic-wc-read:
- shard-dg1: NOTRUN -> [SKIP][37] ([i915#3281]) +10 other tests skip
[37]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-16/igt@[email protected]

* igt@gem_exec_reloc@basic-write-read:
- shard-rkl: NOTRUN -> [SKIP][38] ([i915#3281]) +3 other tests skip
[38]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_exec_schedule@preempt-queue-chain:
- shard-mtlp: NOTRUN -> [SKIP][39] ([i915#4537] / [i915#4812])
[39]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@gem_exec_suspend@basic-s4-devices@smem:
- shard-rkl: NOTRUN -> [ABORT][40] ([i915#7975] / [i915#8213])
[40]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@gem_exec_suspend@[email protected]

* igt@gem_fence_thrash@bo-write-verify-none:
- shard-dg1: NOTRUN -> [SKIP][41] ([i915#4860]) +1 other test skip
[41]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]

* igt@gem_fence_thrash@bo-write-verify-y:
- shard-dg2: NOTRUN -> [SKIP][42] ([i915#4860]) +1 other test skip
[42]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gem_fenced_exec_thrash@too-many-fences:
- shard-mtlp: NOTRUN -> [SKIP][43] ([i915#4860])
[43]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@gem_huc_copy@huc-copy:
- shard-glk: NOTRUN -> [SKIP][44] ([i915#2190])
[44]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk4/igt@[email protected]

* igt@gem_lmem_swapping@heavy-multi@lmem0:
- shard-dg1: [PASS][45] -> [FAIL][46] ([i915#10378])
[45]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg1-16/igt@gem_lmem_swapping@[email protected]
[46]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-17/igt@gem_lmem_swapping@[email protected]

* igt@gem_lmem_swapping@heavy-verify-multi-ccs:
- shard-mtlp: NOTRUN -> [SKIP][47] ([i915#4613]) +4 other tests skip
[47]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@gem_lmem_swapping@parallel-random:
- shard-tglu: NOTRUN -> [SKIP][48] ([i915#4613])
[48]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-10/igt@[email protected]

* igt@gem_lmem_swapping@smem-oom@lmem0:
- shard-dg2: [PASS][49] -> [TIMEOUT][50] ([i915#5493])
[49]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-5/igt@gem_lmem_swapping@[email protected]
[50]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-1/igt@gem_lmem_swapping@[email protected]

* igt@gem_lmem_swapping@verify:
- shard-rkl: NOTRUN -> [SKIP][51] ([i915#4613])
[51]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_lmem_swapping@verify-ccs:
- shard-glk: NOTRUN -> [SKIP][52] ([i915#4613]) +1 other test skip
[52]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk7/igt@[email protected]

* igt@gem_mmap@big-bo:
- shard-mtlp: NOTRUN -> [SKIP][53] ([i915#4083]) +3 other tests skip
[53]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@gem_mmap_gtt@basic-read-write-distinct:
- shard-mtlp: NOTRUN -> [SKIP][54] ([i915#4077]) +7 other tests skip
[54]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@gem_mmap_gtt@coherency:
- shard-dg1: NOTRUN -> [SKIP][55] ([i915#4077]) +6 other tests skip
[55]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@gem_mmap_wc@write-read:
- shard-dg1: NOTRUN -> [SKIP][56] ([i915#4083]) +3 other tests skip
[56]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]

* igt@gem_partial_pwrite_pread@reads-uncached:
- shard-dg1: NOTRUN -> [SKIP][57] ([i915#3282]) +2 other tests skip
[57]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@gem_partial_pwrite_pread@writes-after-reads:
- shard-dg2: NOTRUN -> [SKIP][58] ([i915#3282])
[58]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@[email protected]

* igt@gem_pwrite@basic-self:
- shard-mtlp: NOTRUN -> [SKIP][59] ([i915#3282])
[59]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@gem_pwrite_snooped:
- shard-rkl: NOTRUN -> [SKIP][60] ([i915#3282]) +2 other tests skip
[60]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@gem_pwrite_snooped.html

* igt@gem_pxp@display-protected-crc:
- shard-rkl: NOTRUN -> [SKIP][61] ([i915#4270]) +1 other test skip
[61]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_pxp@reject-modify-context-protection-on:
- shard-mtlp: NOTRUN -> [SKIP][62] ([i915#4270]) +1 other test skip
[62]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@gem_pxp@verify-pxp-key-change-after-suspend-resume:
- shard-dg2: NOTRUN -> [SKIP][63] ([i915#4270])
[63]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@[email protected]

* igt@gem_pxp@verify-pxp-stale-ctx-execution:
- shard-dg1: NOTRUN -> [SKIP][64] ([i915#4270]) +3 other tests skip
[64]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@gem_render_copy@x-tiled-to-vebox-yf-tiled:
- shard-mtlp: NOTRUN -> [SKIP][65] ([i915#8428]) +3 other tests skip
[65]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@gem_render_copy@y-tiled-to-vebox-y-tiled:
- shard-dg2: NOTRUN -> [SKIP][66] ([i915#5190])
[66]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gem_render_tiled_blits@basic:
- shard-mtlp: NOTRUN -> [SKIP][67] ([i915#4079])
[67]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@gem_set_tiling_vs_blt@untiled-to-tiled:
- shard-rkl: NOTRUN -> [SKIP][68] ([i915#8411])
[68]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_tiled_pread_basic:
- shard-dg1: NOTRUN -> [SKIP][69] ([i915#4079])
[69]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@gem_tiled_pread_basic.html

* igt@gem_tiling_max_stride:
- shard-dg2: NOTRUN -> [SKIP][70] ([i915#4077]) +3 other tests skip
[70]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@gem_tiling_max_stride.html

* igt@gem_unfence_active_buffers:
- shard-mtlp: NOTRUN -> [SKIP][71] ([i915#4879])
[71]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@gem_unfence_active_buffers.html

* igt@gem_userptr_blits@dmabuf-unsync:
- shard-rkl: NOTRUN -> [SKIP][72] ([i915#3297])
[72]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@gem_userptr_blits@map-fixed-invalidate:
- shard-dg1: NOTRUN -> [SKIP][73] ([i915#3297] / [i915#4880])
[73]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@gem_userptr_blits@map-fixed-invalidate-overlap-busy:
- shard-dg2: NOTRUN -> [SKIP][74] ([i915#3297] / [i915#4880])
[74]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gem_userptr_blits@mmap-offset-banned@gtt:
- shard-mtlp: NOTRUN -> [SKIP][75] ([i915#3297]) +3 other tests skip
[75]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@gem_userptr_blits@[email protected]

* igt@gem_userptr_blits@readonly-pwrite-unsync:
- shard-dg1: NOTRUN -> [SKIP][76] ([i915#3297]) +1 other test skip
[76]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-16/igt@[email protected]

* igt@gen9_exec_parse@basic-rejected-ctx-param:
- shard-dg2: NOTRUN -> [SKIP][77] ([i915#2856])
[77]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@gen9_exec_parse@batch-zero-length:
- shard-mtlp: NOTRUN -> [SKIP][78] ([i915#2856]) +2 other tests skip
[78]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@gen9_exec_parse@valid-registers:
- shard-dg1: NOTRUN -> [SKIP][79] ([i915#2527]) +2 other tests skip
[79]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@i915_fb_tiling:
- shard-mtlp: NOTRUN -> [SKIP][80] ([i915#4881])
[80]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@i915_fb_tiling.html

* igt@i915_module_load@load:
- shard-mtlp: NOTRUN -> [SKIP][81] ([i915#6227])
[81]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@i915_module_load@reload-with-fault-injection:
- shard-glk: [PASS][82] -> [INCOMPLETE][83] ([i915#9849])
[82]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-glk1/igt@[email protected]
[83]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk6/igt@[email protected]

* igt@i915_pm_rc6_residency@rc6-idle@gt0-vecs0:
- shard-dg1: NOTRUN -> [FAIL][84] ([i915#3591])
[84]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@i915_pm_rc6_residency@[email protected]

* igt@i915_pm_rpm@system-suspend-execbuf:
- shard-dg1: [PASS][85] -> [ABORT][86] ([i915#10367])
[85]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg1-15/igt@[email protected]
[86]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]

* igt@i915_pm_rps@thresholds@gt0:
- shard-dg1: NOTRUN -> [SKIP][87] ([i915#8925])
[87]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@i915_pm_rps@[email protected]

* igt@intel_hwmon@hwmon-read:
- shard-mtlp: NOTRUN -> [SKIP][88] ([i915#7707])
[88]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_addfb_basic@basic-x-tiled-legacy:
- shard-mtlp: NOTRUN -> [SKIP][89] ([i915#4212])
[89]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@kms_addfb_basic@basic-y-tiled-legacy:
- shard-dg1: NOTRUN -> [SKIP][90] ([i915#4215])
[90]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_addfb_basic@bo-too-small-due-to-tiling:
- shard-dg1: NOTRUN -> [SKIP][91] ([i915#4212]) +1 other test skip
[91]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_atomic@plane-primary-overlay-mutable-zpos:
- shard-dg2: NOTRUN -> [SKIP][92] ([i915#9531])
[92]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@[email protected]

* igt@kms_atomic_transition@plane-all-modeset-transition-fencing:
- shard-mtlp: NOTRUN -> [SKIP][93] ([i915#1769] / [i915#3555])
[93]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_atomic_transition@plane-all-modeset-transition-internal-panels:
- shard-dg2: NOTRUN -> [SKIP][94] ([i915#1769] / [i915#3555])
[94]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@kms_atomic_transition@plane-all-modeset-transition-internal-panels.html

* igt@kms_big_fb@4-tiled-max-hw-stride-32bpp-rotate-0-hflip:
- shard-rkl: NOTRUN -> [SKIP][95] ([i915#5286]) +1 other test skip
[95]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_big_fb@4-tiled-max-hw-stride-32bpp-rotate-180-async-flip:
- shard-snb: NOTRUN -> [SKIP][96] +75 other tests skip
[96]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb4/igt@kms_big_fb@4-tiled-max-hw-stride-32bpp-rotate-180-async-flip.html

* igt@kms_big_fb@4-tiled-max-hw-stride-64bpp-rotate-0-hflip-async-flip:
- shard-dg1: NOTRUN -> [SKIP][97] ([i915#4538] / [i915#5286]) +3 other tests skip
[97]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@kms_big_fb@4-tiled-max-hw-stride-64bpp-rotate-0-hflip-async-flip.html

* igt@kms_big_fb@linear-8bpp-rotate-270:
- shard-dg1: NOTRUN -> [SKIP][98] ([i915#3638]) +1 other test skip
[98]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_big_fb@y-tiled-8bpp-rotate-90:
- shard-dg2: NOTRUN -> [SKIP][99] ([i915#4538] / [i915#5190]) +2 other tests skip
[99]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_big_fb@y-tiled-addfb-size-overflow:
- shard-mtlp: NOTRUN -> [SKIP][100] ([i915#6187])
[100]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-0-hflip-async-flip:
- shard-tglu: [PASS][101] -> [FAIL][102] ([i915#3743]) +1 other test fail
[101]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-3/igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-0-hflip-async-flip.html
[102]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-9/igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-0-hflip-async-flip.html

* igt@kms_big_fb@yf-tiled-max-hw-stride-32bpp-rotate-180-async-flip:
- shard-dg1: NOTRUN -> [SKIP][103] ([i915#4538]) +3 other tests skip
[103]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@kms_big_fb@yf-tiled-max-hw-stride-32bpp-rotate-180-async-flip.html

* igt@kms_big_joiner@invalid-modeset:
- shard-dg1: NOTRUN -> [SKIP][104] ([i915#2705])
[104]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_chamelium_edid@dp-mode-timings:
- shard-mtlp: NOTRUN -> [SKIP][105] ([i915#7828]) +7 other tests skip
[105]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_chamelium_frames@dp-crc-fast:
- shard-dg2: NOTRUN -> [SKIP][106] ([i915#7828]) +2 other tests skip
[106]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_chamelium_frames@hdmi-crc-single:
- shard-dg1: NOTRUN -> [SKIP][107] ([i915#7828]) +4 other tests skip
[107]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_chamelium_frames@hdmi-frame-dump:
- shard-rkl: NOTRUN -> [SKIP][108] ([i915#7828]) +2 other tests skip
[108]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_chamelium_frames@vga-frame-dump:
- shard-tglu: NOTRUN -> [SKIP][109] ([i915#7828])
[109]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-10/igt@[email protected]

* igt@kms_content_protection@dp-mst-lic-type-0:
- shard-mtlp: NOTRUN -> [SKIP][110] ([i915#3299])
[110]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_content_protection@dp-mst-type-1:
- shard-dg1: NOTRUN -> [SKIP][111] ([i915#3299])
[111]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_content_protection@mei-interface:
- shard-mtlp: NOTRUN -> [SKIP][112] ([i915#8063] / [i915#9433])
[112]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@kms_content_protection@uevent:
- shard-dg1: NOTRUN -> [SKIP][113] ([i915#7116] / [i915#9424])
[113]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_cursor_crc@cursor-offscreen-32x10:
- shard-mtlp: NOTRUN -> [SKIP][114] ([i915#3555] / [i915#8814]) +2 other tests skip
[114]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_cursor_crc@cursor-onscreen-128x42:
- shard-mtlp: NOTRUN -> [SKIP][115] ([i915#8814])
[115]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@kms_cursor_crc@cursor-onscreen-512x170:
- shard-dg2: NOTRUN -> [SKIP][116] ([i915#3359])
[116]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_cursor_crc@cursor-random-32x32:
- shard-dg1: NOTRUN -> [SKIP][117] ([i915#3555]) +3 other tests skip
[117]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_cursor_crc@cursor-random-512x512:
- shard-mtlp: NOTRUN -> [SKIP][118] ([i915#3359])
[118]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_cursor_crc@cursor-sliding-512x512:
- shard-dg1: NOTRUN -> [SKIP][119] ([i915#3359])
[119]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_cursor_legacy@cursorb-vs-flipa-atomic-transitions-varying-size:
- shard-mtlp: NOTRUN -> [SKIP][120] ([i915#9809]) +1 other test skip
[120]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@kms_cursor_legacy@cursorb-vs-flipa-atomic-transitions-varying-size.html

* igt@kms_cursor_legacy@torture-bo@pipe-a:
- shard-snb: [PASS][121] -> [DMESG-WARN][122] ([i915#10166])
[121]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-snb1/igt@kms_cursor_legacy@[email protected]
[122]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb4/igt@kms_cursor_legacy@[email protected]

* igt@kms_cursor_legacy@torture-move@pipe-a:
- shard-dg2: [PASS][123] -> [DMESG-WARN][124] ([i915#10166])
[123]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-5/igt@kms_cursor_legacy@[email protected]
[124]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-10/igt@kms_cursor_legacy@[email protected]

* igt@kms_dirtyfb@psr-dirtyfb-ioctl:
- shard-rkl: NOTRUN -> [SKIP][125] ([i915#9723]) +1 other test skip
[125]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_display_modes@extended-mode-basic:
- shard-mtlp: NOTRUN -> [SKIP][126] ([i915#3555] / [i915#8827])
[126]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_dither@fb-8bpc-vs-panel-6bpc@pipe-a-hdmi-a-2:
- shard-rkl: NOTRUN -> [SKIP][127] ([i915#3804])
[127]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-1/igt@kms_dither@[email protected]

* igt@kms_dp_aux_dev:
- shard-dg1: NOTRUN -> [SKIP][128] ([i915#1257])
[128]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@kms_dp_aux_dev.html

* igt@kms_draw_crc@draw-method-mmap-gtt:
- shard-dg1: NOTRUN -> [SKIP][129] ([i915#8812])
[129]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_dsc@dsc-with-bpc:
- shard-mtlp: NOTRUN -> [SKIP][130] ([i915#3555] / [i915#3840])
[130]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@kms_dsc@dsc-with-bpc-formats:
- shard-rkl: NOTRUN -> [SKIP][131] ([i915#3555] / [i915#3840])
[131]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_feature_discovery@display-2x:
- shard-mtlp: NOTRUN -> [SKIP][132] ([i915#1839])
[132]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_feature_discovery@display-4x:
- shard-dg1: NOTRUN -> [SKIP][133] ([i915#1839]) +1 other test skip
[133]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]

* igt@kms_fence_pin_leak:
- shard-dg1: NOTRUN -> [SKIP][134] ([i915#4881])
[134]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@kms_fence_pin_leak.html

* igt@kms_flip@2x-flip-vs-fences:
- shard-dg1: NOTRUN -> [SKIP][135] ([i915#8381])
[135]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_flip@2x-flip-vs-rmfb:
- shard-mtlp: NOTRUN -> [SKIP][136] ([i915#3637]) +1 other test skip
[136]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_flip@2x-plain-flip:
- shard-rkl: NOTRUN -> [SKIP][137] +21 other tests skip
[137]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_flip@2x-plain-flip-fb-recreate-interruptible:
- shard-dg1: NOTRUN -> [SKIP][138] ([i915#9934]) +5 other tests skip
[138]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_flip@flip-vs-fences-interruptible:
- shard-dg2: NOTRUN -> [SKIP][139] ([i915#8381])
[139]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_flip_scaled_crc@flip-32bpp-4tile-to-64bpp-4tile-downscaling@pipe-a-valid-mode:
- shard-rkl: NOTRUN -> [SKIP][140] ([i915#2672])
[140]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@kms_flip_scaled_crc@flip-32bpp-4tile-to-64bpp-4tile-downscaling@pipe-a-valid-mode.html

* igt@kms_flip_scaled_crc@flip-32bpp-xtile-to-64bpp-xtile-downscaling@pipe-a-default-mode:
- shard-mtlp: NOTRUN -> [SKIP][141] ([i915#3555] / [i915#8810])
[141]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@kms_flip_scaled_crc@flip-32bpp-xtile-to-64bpp-xtile-downscaling@pipe-a-default-mode.html

* igt@kms_flip_scaled_crc@flip-32bpp-yftile-to-32bpp-yftileccs-downscaling@pipe-a-valid-mode:
- shard-dg2: NOTRUN -> [SKIP][142] ([i915#2672]) +1 other test skip
[142]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@kms_flip_scaled_crc@flip-32bpp-yftile-to-32bpp-yftileccs-downscaling@pipe-a-valid-mode.html

* igt@kms_flip_scaled_crc@flip-32bpp-yftile-to-32bpp-yftileccs-upscaling@pipe-a-valid-mode:
- shard-dg1: NOTRUN -> [SKIP][143] ([i915#2587] / [i915#2672]) +3 other tests skip
[143]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@kms_flip_scaled_crc@flip-32bpp-yftile-to-32bpp-yftileccs-upscaling@pipe-a-valid-mode.html

* igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytilegen12rcccs-downscaling@pipe-a-default-mode:
- shard-mtlp: NOTRUN -> [SKIP][144] ([i915#2672] / [i915#3555])
[144]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-32bpp-ytilegen12rcccs-downscaling@pipe-a-default-mode.html

* igt@kms_flip_scaled_crc@flip-64bpp-yftile-to-32bpp-yftile-upscaling@pipe-a-default-mode:
- shard-mtlp: NOTRUN -> [SKIP][145] ([i915#2672])
[145]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_flip_scaled_crc@flip-64bpp-yftile-to-32bpp-yftile-upscaling@pipe-a-default-mode.html

* igt@kms_frontbuffer_tracking@fbc-1p-primscrn-pri-shrfb-draw-mmap-wc:
- shard-dg2: NOTRUN -> [SKIP][146] ([i915#8708]) +6 other tests skip
[146]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-2/igt@kms_frontbuffer_tracking@fbc-1p-primscrn-pri-shrfb-draw-mmap-wc.html

* igt@kms_frontbuffer_tracking@fbc-2p-primscrn-pri-indfb-draw-mmap-cpu:
- shard-snb: [PASS][147] -> [SKIP][148] +6 other tests skip
[147]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-snb7/igt@kms_frontbuffer_tracking@fbc-2p-primscrn-pri-indfb-draw-mmap-cpu.html
[148]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb7/igt@kms_frontbuffer_tracking@fbc-2p-primscrn-pri-indfb-draw-mmap-cpu.html

* igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-cur-indfb-draw-blt:
- shard-mtlp: NOTRUN -> [SKIP][149] ([i915#1825]) +27 other tests skip
[149]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbc-rgb565-draw-mmap-gtt:
- shard-dg1: NOTRUN -> [SKIP][150] ([i915#8708]) +12 other tests skip
[150]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-16/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbcpsr-1p-primscrn-spr-indfb-draw-render:
- shard-dg2: NOTRUN -> [SKIP][151] ([i915#3458]) +4 other tests skip
[151]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@kms_frontbuffer_tracking@fbcpsr-1p-primscrn-spr-indfb-draw-render.html

* igt@kms_frontbuffer_tracking@fbcpsr-2p-pri-indfb-multidraw:
- shard-dg1: NOTRUN -> [SKIP][152] +32 other tests skip
[152]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]

* igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-indfb-plflip-blt:
- shard-rkl: NOTRUN -> [SKIP][153] ([i915#1825]) +16 other tests skip
[153]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-indfb-plflip-blt.html

* igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-pri-shrfb-draw-render:
- shard-dg2: NOTRUN -> [SKIP][154] ([i915#5354]) +8 other tests skip
[154]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-pri-shrfb-draw-render.html

* igt@kms_frontbuffer_tracking@psr-1p-offscren-pri-shrfb-draw-blt:
- shard-rkl: NOTRUN -> [SKIP][155] ([i915#3023]) +11 other tests skip
[155]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_frontbuffer_tracking@psr-1p-primscrn-cur-indfb-draw-mmap-wc:
- shard-tglu: NOTRUN -> [SKIP][156] +1 other test skip
[156]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-10/igt@kms_frontbuffer_tracking@psr-1p-primscrn-cur-indfb-draw-mmap-wc.html

* igt@kms_frontbuffer_tracking@psr-1p-primscrn-indfb-plflip-blt:
- shard-dg1: NOTRUN -> [SKIP][157] ([i915#3458]) +10 other tests skip
[157]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_frontbuffer_tracking@psr-2p-primscrn-spr-indfb-draw-mmap-gtt:
- shard-mtlp: NOTRUN -> [SKIP][158] ([i915#8708]) +10 other tests skip
[158]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_frontbuffer_tracking@psr-2p-primscrn-spr-indfb-draw-mmap-gtt.html

* igt@kms_hdr@bpc-switch:
- shard-dg1: NOTRUN -> [SKIP][159] ([i915#3555] / [i915#8228])
[159]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_invalid_mode@clock-too-high@pipe-a-edp-1:
- shard-mtlp: NOTRUN -> [SKIP][160] ([i915#9457]) +3 other tests skip
[160]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@kms_invalid_mode@[email protected]

* igt@kms_panel_fitting@atomic-fastset:
- shard-dg2: NOTRUN -> [SKIP][161] ([i915#6301])
[161]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_plane_scaling@plane-downscale-factor-0-25-with-rotation@pipe-a-hdmi-a-4:
- shard-dg1: NOTRUN -> [SKIP][162] ([i915#9423]) +7 other tests skip
[162]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@kms_plane_scaling@[email protected]

* igt@kms_plane_scaling@plane-downscale-factor-0-25-with-rotation@pipe-b-hdmi-a-2:
- shard-rkl: NOTRUN -> [SKIP][163] ([i915#9423]) +3 other tests skip
[163]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-1/igt@kms_plane_scaling@[email protected]

* igt@kms_plane_scaling@planes-downscale-factor-0-5@pipe-b-edp-1:
- shard-mtlp: NOTRUN -> [SKIP][164] ([i915#5235]) +5 other tests skip
[164]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_plane_scaling@[email protected]

* igt@kms_plane_scaling@planes-downscale-factor-0-5@pipe-d-edp-1:
- shard-mtlp: NOTRUN -> [SKIP][165] ([i915#3555] / [i915#5235]) +1 other test skip
[165]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_plane_scaling@[email protected]

* igt@kms_plane_scaling@planes-unity-scaling-downscale-factor-0-25@pipe-c-hdmi-a-1:
- shard-dg2: NOTRUN -> [SKIP][166] ([i915#5235] / [i915#9423]) +7 other tests skip
[166]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-10/igt@kms_plane_scaling@[email protected]

* igt@kms_plane_scaling@planes-upscale-factor-0-25-downscale-factor-0-25@pipe-b-hdmi-a-2:
- shard-rkl: NOTRUN -> [SKIP][167] ([i915#5235]) +3 other tests skip
[167]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-1/igt@kms_plane_scaling@planes-upscale-factor-0-25-downscale-factor-0-25@pipe-b-hdmi-a-2.html

* igt@kms_plane_scaling@planes-upscale-factor-0-25-downscale-factor-0-25@pipe-d-hdmi-a-4:
- shard-dg1: NOTRUN -> [SKIP][168] ([i915#5235]) +7 other tests skip
[168]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@kms_plane_scaling@planes-upscale-factor-0-25-downscale-factor-0-25@pipe-d-hdmi-a-4.html

* igt@kms_pm_dc@dc5-dpms-negative:
- shard-mtlp: NOTRUN -> [SKIP][169] ([i915#9293])
[169]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_pm_dc@dc6-dpms:
- shard-rkl: NOTRUN -> [FAIL][170] ([i915#9295])
[170]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_pm_rpm@modeset-lpsp:
- shard-dg2: NOTRUN -> [SKIP][171] ([i915#9519])
[171]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_pm_rpm@modeset-lpsp-stress:
- shard-rkl: [PASS][172] -> [SKIP][173] ([i915#9519])
[172]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-4/igt@[email protected]
[173]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-1/igt@[email protected]

* igt@kms_pm_rpm@modeset-non-lpsp-stress:
- shard-dg2: [PASS][174] -> [SKIP][175] ([i915#9519]) +1 other test skip
[174]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-6/igt@[email protected]
[175]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-10/igt@[email protected]

* igt@kms_pm_rpm@pc8-residency:
- shard-mtlp: NOTRUN -> [SKIP][176] +16 other tests skip
[176]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_prime@basic-modeset-hybrid:
- shard-dg1: NOTRUN -> [SKIP][177] ([i915#6524]) +1 other test skip
[177]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_psr2_sf@fbc-cursor-plane-move-continuous-sf:
- shard-dg2: NOTRUN -> [SKIP][178] +6 other tests skip
[178]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@[email protected]

* igt@kms_psr2_sf@fbc-overlay-plane-move-continuous-exceed-fully-sf@psr2-pipe-a-edp-1:
- shard-mtlp: NOTRUN -> [SKIP][179] ([i915#9808]) +2 other tests skip
[179]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_psr2_sf@fbc-overlay-plane-move-continuous-exceed-fully-sf@psr2-pipe-a-edp-1.html

* igt@kms_psr2_su@frontbuffer-xrgb8888:
- shard-rkl: NOTRUN -> [SKIP][180] ([i915#9683])
[180]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_psr2_su@page_flip-p010:
- shard-dg2: NOTRUN -> [SKIP][181] ([i915#9683])
[181]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@kms_psr2_su@page_flip-p010.html

* igt@kms_psr@fbc-psr-cursor-mmap-gtt@edp-1:
- shard-mtlp: NOTRUN -> [SKIP][182] ([i915#9688]) +9 other tests skip
[182]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_psr@[email protected]

* igt@kms_psr@fbc-psr-primary-mmap-cpu:
- shard-dg2: NOTRUN -> [SKIP][183] ([i915#9673] / [i915#9732]) +3 other tests skip
[183]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_psr@fbc-psr2-cursor-mmap-gtt:
- shard-glk: NOTRUN -> [SKIP][184] +173 other tests skip
[184]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk8/igt@[email protected]

* igt@kms_psr@pr-cursor-render:
- shard-tglu: NOTRUN -> [SKIP][185] ([i915#9732])
[185]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-10/igt@[email protected]

* igt@kms_psr@psr-primary-mmap-gtt@edp-1:
- shard-mtlp: NOTRUN -> [SKIP][186] ([i915#4077] / [i915#9688])
[186]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@kms_psr@[email protected]

* igt@kms_psr@psr2-cursor-mmap-gtt:
- shard-rkl: NOTRUN -> [SKIP][187] ([i915#9732]) +9 other tests skip
[187]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_psr@psr2-primary-mmap-cpu:
- shard-dg1: NOTRUN -> [SKIP][188] ([i915#9732]) +12 other tests skip
[188]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-16/igt@[email protected]

* igt@kms_psr@psr2-sprite-plane-onoff:
- shard-dg2: NOTRUN -> [SKIP][189] ([i915#9732])
[189]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@[email protected]

* igt@kms_rotation_crc@exhaust-fences:
- shard-dg1: NOTRUN -> [SKIP][190] ([i915#4884])
[190]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_rotation_crc@primary-rotation-90:
- shard-mtlp: NOTRUN -> [SKIP][191] ([i915#4235]) +1 other test skip
[191]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@[email protected]

* igt@kms_rotation_crc@primary-y-tiled-reflect-x-270:
- shard-rkl: [PASS][192] -> [INCOMPLETE][193] ([i915#9475] / [i915#9569])
[192]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-4/igt@[email protected]
[193]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-1/igt@[email protected]

* igt@kms_rotation_crc@primary-yf-tiled-reflect-x-270:
- shard-dg1: NOTRUN -> [SKIP][194] ([i915#5289]) +1 other test skip
[194]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@kms_setmode@invalid-clone-exclusive-crtc:
- shard-mtlp: NOTRUN -> [SKIP][195] ([i915#3555] / [i915#8823])
[195]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@[email protected]

* igt@kms_setmode@invalid-clone-single-crtc-stealing:
- shard-dg2: NOTRUN -> [SKIP][196] ([i915#3555])
[196]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

* igt@kms_universal_plane@cursor-fb-leak@pipe-b-hdmi-a-1:
- shard-snb: [PASS][197] -> [FAIL][198] ([i915#9196])
[197]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-snb5/igt@kms_universal_plane@[email protected]
[198]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb4/igt@kms_universal_plane@[email protected]

* igt@kms_universal_plane@cursor-fb-leak@pipe-c-edp-1:
- shard-mtlp: [PASS][199] -> [FAIL][200] ([i915#9196])
[199]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-mtlp-2/igt@kms_universal_plane@[email protected]
[200]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-6/igt@kms_universal_plane@[email protected]

* igt@kms_universal_plane@cursor-fb-leak@pipe-d-hdmi-a-1:
- shard-tglu: [PASS][201] -> [FAIL][202] ([i915#9196])
[201]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-3/igt@kms_universal_plane@[email protected]
[202]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-9/igt@kms_universal_plane@[email protected]

* igt@kms_vrr@flip-basic:
- shard-mtlp: NOTRUN -> [SKIP][203] ([i915#3555] / [i915#8808])
[203]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@kms_vrr@negative-basic:
- shard-rkl: NOTRUN -> [SKIP][204] ([i915#3555]) +2 other tests skip
[204]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@kms_vrr@seamless-rr-switch-vrr:
- shard-dg1: NOTRUN -> [SKIP][205] ([i915#9906])
[205]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@kms_writeback@writeback-pixel-formats:
- shard-dg1: NOTRUN -> [SKIP][206] ([i915#2437] / [i915#9412])
[206]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@perf_pmu@faulting-read@gtt:
- shard-mtlp: NOTRUN -> [SKIP][207] ([i915#8440])
[207]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@perf_pmu@[email protected]

* igt@perf_pmu@rc6@other-idle-gt0:
- shard-dg2: NOTRUN -> [SKIP][208] ([i915#8516])
[208]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-2/igt@perf_pmu@[email protected]
- shard-dg1: NOTRUN -> [SKIP][209] ([i915#8516])
[209]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-17/igt@perf_pmu@[email protected]

* igt@perf_pmu@rc6@runtime-pm-long-gt0:
- shard-dg2: NOTRUN -> [ABORT][210] ([i915#9853])
[210]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-2/igt@perf_pmu@[email protected]
- shard-dg1: NOTRUN -> [ABORT][211] ([i915#9853])
[211]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-17/igt@perf_pmu@[email protected]

* igt@prime_vgem@basic-fence-read:
- shard-dg1: NOTRUN -> [SKIP][212] ([i915#3708])
[212]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@prime_vgem@basic-gtt:
- shard-mtlp: NOTRUN -> [SKIP][213] ([i915#3708] / [i915#4077])
[213]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-2/igt@[email protected]

* igt@prime_vgem@coherency-gtt:
- shard-dg1: NOTRUN -> [SKIP][214] ([i915#3708] / [i915#4077])
[214]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-13/igt@[email protected]

* igt@prime_vgem@fence-write-hang:
- shard-rkl: NOTRUN -> [SKIP][215] ([i915#3708])
[215]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]

* igt@runner@aborted:
- shard-glk: NOTRUN -> [FAIL][216] ([i915#10291])
[216]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk1/igt@[email protected]

* igt@syncobj_timeline@invalid-wait-zero-handles:
- shard-rkl: NOTRUN -> [FAIL][217] ([i915#9781])
[217]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@[email protected]
- shard-glk: NOTRUN -> [FAIL][218] ([i915#9781])
[218]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk8/igt@[email protected]

* igt@syncobj_wait@invalid-wait-zero-handles:
- shard-dg1: NOTRUN -> [FAIL][219] ([i915#9779])
[219]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-15/igt@[email protected]
- shard-glk: NOTRUN -> [FAIL][220] ([i915#9779])
[220]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk8/igt@[email protected]

* igt@v3d/v3d_mmap@mmap-bad-handle:
- shard-dg2: NOTRUN -> [SKIP][221] ([i915#2575]) +2 other tests skip
[221]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@v3d/[email protected]

* igt@v3d/v3d_submit_cl@bad-extension:
- shard-dg1: NOTRUN -> [SKIP][222] ([i915#2575]) +9 other tests skip
[222]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@v3d/[email protected]

* igt@v3d/v3d_submit_csd@bad-bo:
- shard-mtlp: NOTRUN -> [SKIP][223] ([i915#2575]) +9 other tests skip
[223]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-3/igt@v3d/[email protected]

* igt@vc4/vc4_label_bo@set-bad-name:
- shard-dg1: NOTRUN -> [SKIP][224] ([i915#7711]) +6 other tests skip
[224]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@vc4/[email protected]

* igt@vc4/vc4_mmap@mmap-bad-handle:
- shard-dg2: NOTRUN -> [SKIP][225] ([i915#7711]) +2 other tests skip
[225]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@vc4/[email protected]

* igt@vc4/vc4_perfmon@get-values-valid-perfmon:
- shard-rkl: NOTRUN -> [SKIP][226] ([i915#7711]) +1 other test skip
[226]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-5/igt@vc4/[email protected]

* igt@vc4/vc4_purgeable_bo@free-purged-bo:
- shard-mtlp: NOTRUN -> [SKIP][227] ([i915#7711]) +5 other tests skip
[227]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-mtlp-5/igt@vc4/[email protected]

#### Possible fixes ####

* igt@drm_fdinfo@most-busy-check-all@rcs0:
- shard-rkl: [FAIL][228] ([i915#7742]) -> [PASS][229]
[228]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-4/igt@drm_fdinfo@[email protected]
[229]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-4/igt@drm_fdinfo@[email protected]

* igt@gem_exec_fair@basic-none-share@rcs0:
- shard-tglu: [FAIL][230] ([i915#2842]) -> [PASS][231] +1 other test pass
[230]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-10/igt@gem_exec_fair@[email protected]
[231]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-8/igt@gem_exec_fair@[email protected]

* igt@gem_exec_fair@basic-pace-share@rcs0:
- shard-rkl: [FAIL][232] ([i915#2842]) -> [PASS][233] +2 other tests pass
[232]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-4/igt@gem_exec_fair@[email protected]
[233]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-1/igt@gem_exec_fair@[email protected]

* igt@gem_lmem_swapping@heavy-verify-multi-ccs@lmem0:
- shard-dg2: [FAIL][234] ([i915#10378]) -> [PASS][235]
[234]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-5/igt@gem_lmem_swapping@[email protected]
[235]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-1/igt@gem_lmem_swapping@[email protected]

* igt@gem_lmem_swapping@heavy-verify-random@lmem0:
- shard-dg2: [INCOMPLETE][236] -> [PASS][237]
[236]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-6/igt@gem_lmem_swapping@[email protected]
[237]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-5/igt@gem_lmem_swapping@[email protected]

* igt@i915_module_load@reload-with-fault-injection:
- shard-snb: [INCOMPLETE][238] ([i915#9849]) -> [PASS][239]
[238]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-snb6/igt@[email protected]
[239]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb2/igt@[email protected]
- shard-tglu: [INCOMPLETE][240] -> [PASS][241]
[240]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-10/igt@[email protected]
[241]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-10/igt@[email protected]

* igt@i915_pm_rpm@debugfs-read:
- shard-dg1: [ABORT][242] -> [PASS][243]
[242]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg1-16/igt@[email protected]
[243]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-16/igt@[email protected]

* igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-180-async-flip:
- shard-tglu: [FAIL][244] ([i915#3743]) -> [PASS][245]
[244]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-5/igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-180-async-flip.html
[245]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-2/igt@kms_big_fb@y-tiled-max-hw-stride-32bpp-rotate-180-async-flip.html

* igt@kms_cursor_legacy@flip-vs-cursor-atomic-transitions:
- shard-glk: [FAIL][246] ([i915#2346]) -> [PASS][247] +1 other test pass
[246]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-glk8/igt@[email protected]
[247]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-glk8/igt@[email protected]

* igt@kms_flip@plain-flip-ts-check@b-hdmi-a1:
- shard-rkl: [FAIL][248] -> [PASS][249] +1 other test pass
[248]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-5/igt@kms_flip@[email protected]
[249]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-4/igt@kms_flip@[email protected]

* igt@kms_flip@wf_vblank-ts-check-interruptible@b-hdmi-a1:
- shard-snb: [FAIL][250] ([i915#2122]) -> [PASS][251] +3 other tests pass
[250]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-snb7/igt@kms_flip@[email protected]
[251]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-snb7/igt@kms_flip@[email protected]

* igt@kms_pm_rpm@i2c:
- shard-dg2: [FAIL][252] ([i915#8717]) -> [PASS][253]
[252]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-2/igt@[email protected]
[253]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-10/igt@[email protected]

* igt@kms_pm_rpm@modeset-lpsp:
- shard-rkl: [SKIP][254] ([i915#9519]) -> [PASS][255] +1 other test pass
[254]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-rkl-1/igt@[email protected]
[255]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-rkl-7/igt@[email protected]

* igt@kms_pm_rpm@modeset-non-lpsp-stress-no-wait:
- shard-dg2: [SKIP][256] ([i915#9519]) -> [PASS][257]
[256]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-10/igt@[email protected]
[257]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-1/igt@[email protected]

#### Warnings ####

* igt@i915_module_load@reload-with-fault-injection:
- shard-dg1: [INCOMPLETE][258] ([i915#4391] / [i915#4423] / [i915#9820] / [i915#9849]) -> [INCOMPLETE][259] ([i915#9820] / [i915#9849])
[258]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg1-18/igt@[email protected]
[259]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg1-19/igt@[email protected]

* igt@i915_pm_rc6_residency@rc6-idle@gt0-bcs0:
- shard-tglu: [WARN][260] ([i915#2681]) -> [FAIL][261] ([i915#3591])
[260]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-2/igt@i915_pm_rc6_residency@[email protected]
[261]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-3/igt@i915_pm_rc6_residency@[email protected]

* igt@i915_pm_rc6_residency@rc6-idle@gt0-rcs0:
- shard-tglu: [FAIL][262] ([i915#3591]) -> [WARN][263] ([i915#2681])
[262]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-tglu-2/igt@i915_pm_rc6_residency@[email protected]
[263]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-tglu-3/igt@i915_pm_rc6_residency@[email protected]

* igt@i915_pm_rpm@gem-execbuf-stress@extra-wait-lmem0:
- shard-dg2: [INCOMPLETE][264] -> [ABORT][265] ([i915#10367])
[264]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-10/igt@i915_pm_rpm@[email protected]
[265]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-6/igt@i915_pm_rpm@[email protected]

* igt@kms_psr@fbc-psr-sprite-blt:
- shard-dg2: [SKIP][266] ([i915#9732]) -> [SKIP][267] ([i915#9673] / [i915#9732]) +3 other tests skip
[266]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_14416/shard-dg2-2/igt@[email protected]
[267]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/shard-dg2-11/igt@[email protected]

{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).

Build changes
-------------

* Linux: CI_DRM_14416 -> Patchwork_129951v7

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_129951v7/index.html

Patchwork

2024-03-12 23:32 UTC #14 lore raw

✗ Fi.CI.BUILD: failure for Disable automatic load CCS load balancing (rev8)

In reply to Andi Shyti

== Series Details ==

Series: Disable automatic load CCS load balancing (rev8)
URL : https://patchwork.freedesktop.org/series/129951/
State : failure

== Summary ==

Error: patch https://patchwork.freedesktop.org/api/1.0/series/129951/revisions/8/mbox/ not applied
Applying: drm/i915/gt: Disable HW load balancing for CCS
Applying: drm/i915/gt: Refactor uabi engine class/instance list creation
Applying: drm/i915/gt: Disable tests for CCS engines beyond the first
Applying: drm/i915/gt: Enable only one CCS for compute workload
Using index info to reconstruct a base tree...
M drivers/gpu/drm/i915/gt/intel_engine_user.c
M drivers/gpu/drm/i915/gt/intel_workarounds.c
Falling back to patching base and 3-way merge...
Auto-merging drivers/gpu/drm/i915/gt/intel_workarounds.c
Auto-merging drivers/gpu/drm/i915/gt/intel_engine_user.c
CONFLICT (content): Merge conflict in drivers/gpu/drm/i915/gt/intel_engine_user.c
error: Failed to merge in the changes.
hint: Use 'git am --show-current-patch=diff' to see the failed patch
Patch failed at 0004 drm/i915/gt: Enable only one CCS for compute workload
When you have resolved this problem, run "git am --continue".
If you prefer to skip this patch, run "git am --skip" instead.
To restore the original branch and stop patching, run "git am --abort".
Build failed, no error log produced