Skip to contentSkip to conversation

package/uclibc: enable riscv32

PATCH Applied Waldemar Brodkorb 2 participants 2 messages May 8, 2024

lore
Share & tools
lore
#0 lore raw

PATCH 1/1 package/uclibc: enable riscv32

Tested with qemu_riscv32_virt_defconfig.

---
 package/uclibc/Config.in | 3 +++
 1 file changed, 3 insertions(+)
package/uclibc/Config.in +3 -0
index 2555487f06..9fd07400de 100644
@@ -15,6 +15,8 @@ config BR2_PACKAGE_UCLIBC_ARCH_SUPPORTS
 	default y if BR2_mips64el
 	default y if BR2_or1k
 	default y if BR2_powerpc
+	# see libc/sysdeps/linux/riscv32/sys/asm.h
+	default y if BR2_RISCV_32 && (BR2_RISCV_ABI_ILP32 || BR2_RISCV_ABI_ILP32D)
 	# see libc/sysdeps/linux/riscv64/sys/asm.h
 	default y if BR2_RISCV_64 && (BR2_RISCV_ABI_LP64 || BR2_RISCV_ABI_LP64D)
 	default y if BR2_sh4
@@ -138,6 +140,7 @@ config BR2_UCLIBC_TARGET_ARCH
 	default "i386"	   if BR2_i386
 	default "x86_64"   if BR2_x86_64
 	default "riscv64"  if BR2_RISCV_64
+	default "riscv32"  if BR2_RISCV_32
 
 config BR2_UCLIBC_MIPS_ABI
 	string
Signature · 6 lines
2.30.2

_______________________________________________
buildroot mailing list
[email protected]
https://lists.buildroot.org/mailman/listinfo/buildroot
#1 lore raw
Quoted 6 lines · On Wed, 8 May 2024 14:55:08 +0200 Waldemar Brodkorb <[email protected]> wrote:

Tested with qemu_riscv32_virt_defconfig.

---
 package/uclibc/Config.in | 3 +++
 1 file changed, 3 insertions(+)

Applied to master, thanks.

Thomas

Signature · 7 lines
Thomas Petazzoni, CTO, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
_______________________________________________
buildroot mailing list
[email protected]
https://lists.buildroot.org/mailman/listinfo/buildroot