Skip to contentSkip to conversation

dt-bindings: clock: Convert APM XGene clocks to DT schema

PATCH Applied Rob Herring (Arm) 2 participants 2 messages May 21, 2025 – Jun 19, 2025

Subsystems (2)
Device tree bindings Common clk
lore
Share & tools
lore

Rob Herring (Arm)

author maintainer
#0 lore raw

PATCH 1/1 dt-bindings: clock: Convert APM XGene clocks to DT schema

Convert the APM XGene clocks to DT schema. The device clock binding is a bit different from the others, so put it in its own schema file. Drop the examples.

Signed-off-by Rob Herring (Arm) <[email protected]>
---
 .../clock/apm,xgene-device-clock.yaml         |  80 +++++++++++
 .../clock/apm,xgene-socpll-clock.yaml         |  50 +++++++
 .../devicetree/bindings/clock/xgene.txt       | 131 ------------------
 3 files changed, 130 insertions(+), 131 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/apm,xgene-device-clock.yaml
 create mode 100644 Documentation/devicetree/bindings/clock/apm,xgene-socpll-clock.yaml
 delete mode 100644 Documentation/devicetree/bindings/clock/xgene.txt
Documentation/devicetree/bindings/clock/apm,xgene-device-clock.yaml new file +80 -0
new file mode 100644
index 000000000000..b27bcb2a9ee0
@@ -0,0 +1,80 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/apm,xgene-device-clock.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: APM X-Gene SoC device clocks
+
+maintainers:
+  - Khuong Dinh <[email protected]>
+
+properties:
+  compatible:
+    const: apm,xgene-device-clock
+
+  reg:
+    minItems: 1
+    maxItems: 2
+
+  reg-names:
+    items:
+      - enum: [ csr-reg, div-reg ]
+      - const: div-reg
+    minItems: 1
+
+  clocks:
+    maxItems: 1
+
+  "#clock-cells":
+    const: 1
+
+  clock-output-names:
+    maxItems: 1
+
+  clock-names:
+    maxItems: 1
+
+  csr-offset:
+    description: Offset to the CSR reset register
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 0
+
+  csr-mask:
+    description: CSR reset mask bit
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 0xf
+
+  enable-offset:
+    description: Offset to the enable register
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 8
+
+  enable-mask:
+    description: CSR enable mask bit
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 0xf
+
+  divider-offset:
+    description: Offset to the divider register
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 0
+
+  divider-width:
+    description: Width of the divider register
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 0
+
+  divider-shift:
+    description: Bit shift of the divider register
+    $ref: /schemas/types.yaml#/definitions/uint32
+    default: 0
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - '#clock-cells'
+  - clock-output-names
+
+additionalProperties: false
Documentation/devicetree/bindings/clock/apm,xgene-socpll-clock.yaml new file +50 -0

50 lines not on this page · raw message

Documentation/devicetree/bindings/clock/xgene.txt deleted +0 -131

131 lines not on this page · raw message

Signature · 1 line
2.47.2
maintainer Applied
#1 lore raw

Quoting Rob Herring (Arm) (2025-05-20 17:46:54)

Quoted 6 lines

Convert the APM XGene clocks to DT schema. The device clock binding is a bit different from the others, so put it in its own schema file. Drop the examples.

Signed-off-by Rob Herring (Arm) <[email protected]>

---

Applied to clk-next