POST: Disable cache while SPR POST
PATCH 1/1 POST: Disable cache while SPR POST
Currently (since commit b2e2142c) u-boot crashes on sequoia board while SPR test if CONFIG_4xx_DCACHE is enabled. This patch disables the cache while SPR test.
Signed-off-by Anatolij Gustschin <[email protected]>
--- post/cpu/ppc4xx/spr.c | 14 ++++++++++++++ 1 files changed, 14 insertions(+), 0 deletions(-)
post/cpu/ppc4xx/spr.c +14 -0
@@ -43,6 +43,12 @@#include <asm/processor.h> +#ifdef CONFIG_4xx_DCACHE +#include <asm/mmu.h> + +DECLARE_GLOBAL_DATA_PTR ; +#endif + static struct { int number; char * name;
@@ -164,6 +170,10 @@ int spr_post_test (int flags) };unsigned long (*get_spr) (void ) = (void *) code; +#ifdef CONFIG_4xx_DCACHE +/* disable cache */ +change_tlb (gd->bd->bi_memstart, gd->bd->bi_memsize,TLB_WORD2_I_ENABLE ); +#endif for (i =0 ; i < spr_test_list_size; i++) {int num = spr_test_list[i].number;
@@ -180,6 +190,10 @@ int spr_post_test (int flags) ret =-1 ; } } +#ifdef CONFIG_4xx_DCACHE +/* enable cache */ +change_tlb (gd->bd->bi_memstart, gd->bd->bi_memsize,0 ); +#endif return ret; }
Signature · 1 line
1.5.3.3
Wolfgang Denk
AppliedPATCH 1/1 POST: Disable cache while SPR POST
Quoted 8 lines · In message <[email protected]> you wrote:
Currently (since commit
b2e2142c) u-boot crashes on sequoia board while SPR test ifCONFIG_4xx_DCACHEis enabled. This patch disables the cache while SPR test.Signed-off-by Anatolij Gustschin <[email protected]>--- post/cpu/ppc4xx/spr.c | 14 ++++++++++++++ 1 files changed, 14 insertions(+), 0 deletions(-)
Applied, thanks.
Best regards,
Wolfgang Denk
Signature · 5 lines
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd at denx.de Man did not weave the web of life; he is merely a strand in it. Whatever he does to the web, he does to himself. - Seattle [1854]