Skip to contentSkip to conversation

ARM: CACHE-L2X0: filter start address can be 0 and is often 0

PATCH New Barry Song 2 participants 2 messages Sep 13, 2011 Arm (32-bit)

lore
Share & tools
lore

Barry Song

author
#0 lore raw

PATCH 1/1 ARM: CACHE-L2X0: filter start address can be 0 and is often 0

Cc Rob Herring <[email protected]>
Cc Shawn Guo <[email protected]>
Cc Arnd Bergmann <[email protected]>
---
 arch/arm/mm/cache-l2x0.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)
arch/arm/mm/cache-l2x0.c +1 -1
index a780448..0d85d22 100644
@@ -437,7 +437,7 @@ static void __init pl310_of_setup(const struct device_node *np,
 
 	of_property_read_u32_array(np, "arm,filter-ranges",
 				   filter, ARRAY_SIZE(filter));
-	if (filter[0] && filter[1]) {
+	if (filter[1]) {
 		writel_relaxed(ALIGN(filter[0] + filter[1], SZ_1M),
 			       l2x0_base + L2X0_ADDR_FILTER_END);
 		writel_relaxed((filter[0] & ~(SZ_1M - 1)) | L2X0_ADDR_FILTER_EN,
Signature · 6 lines
1.7.1



Member of the CSR plc group of companies. CSR plc registered in England and Wales, registered number 4187346, registered office Churchill House, Cambridge Business Park, Cowley Road, Cambridge, CB4 0WZ, United Kingdom
More information can be found at www.csr.com. Follow CSR on Twitter at http://twitter.com/CSR_PLC and read our blog at www.csr.com/blog
#1 lore raw

PATCH 1/1 ARM: CACHE-L2X0: filter start address can be 0 and is often 0

Quoted 4 lines · Barry Song
Cc Rob Herring <[email protected]>
Cc Shawn Guo <[email protected]>
Cc Arnd Bergmann <[email protected]>
Quoted 17 lines
---
 arch/arm/mm/cache-l2x0.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)
arch/arm/mm/cache-l2x0.c +1 -1
index a780448..0d85d22 100644
@@ -437,7 +437,7 @@ static void __init pl310_of_setup(const struct device_node *np,
 
 	of_property_read_u32_array(np, "arm,filter-ranges",
 				   filter, ARRAY_SIZE(filter));
-	if (filter[0] && filter[1]) {
+	if (filter[1]) {
 		writel_relaxed(ALIGN(filter[0] + filter[1], SZ_1M),
 			       l2x0_base + L2X0_ADDR_FILTER_END);
 		writel_relaxed((filter[0] & ~(SZ_1M - 1)) | L2X0_ADDR_FILTER_EN,