Skip to contentSkip to conversation

dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p GONI target

PATCH New Lukasz Majewski 4 participants 6 messages Oct 17, 2011 – Oct 24, 2011

lore
Share & tools
lore
#0 lore raw

PATCH 1/1 dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p GONI target

Define the D-cache line size for S5PC110 GONI reference target.

---
 include/configs/s5p_goni.h |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)
include/configs/s5p_goni.h +2 -0
index aa51114..f58f4f1 100644
@@ -223,6 +223,8 @@
 
 #define CONFIG_SYS_INIT_SP_ADDR	(CONFIG_SYS_LOAD_ADDR - 0x1000000)
 
+#define CONFIG_SYS_CACHELINE_SIZE       64
+
 #define CONFIG_PMIC
 #define CONFIG_PMIC_I2C
 #define CONFIG_PMIC_MAX8998
Signature · 1 line
1.7.2.3
#1 lore raw

PATCH 1/1 dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p UNIVERSAL C210 target

Define the D-cache line size for S5PC210 UNIVERSAL reference target.

---
 include/configs/s5pc210_universal.h |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)
include/configs/s5pc210_universal.h +2 -0
index 4031016..ff85ade 100644
@@ -243,4 +243,6 @@
 
 #define CONFIG_SYS_INIT_SP_ADDR	(CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
 
+#define CONFIG_SYS_CACHELINE_SIZE       32
+
 #endif	/* __CONFIG_H */
Signature · 1 line
1.7.2.3
#2 lore raw

PATCH 1/1 dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p UNIVERSAL C210 target

Quoted 4 lines · Lukasz Majewski

Define the D-cache line size for S5PC210 UNIVERSAL reference target.

Quoted 24 lines
Cc Minkyu Kang <[email protected]>

---
?include/configs/s5pc210_universal.h | ? ?2 ++
?1 files changed, 2 insertions(+), 0 deletions(-)

include/configs/s5pc210_universal.h +2 -0
index 4031016..ff85ade 100644
@@ -243,4 +243,6 @@
 
 ?#define CONFIG_SYS_INIT_SP_ADDR ? ? ? ?(CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
 
+#define CONFIG_SYS_CACHELINE_SIZE ? ? ? 32
+

?#endif /* __CONFIG_H */
--
1.7.2.3

_______________________________________________
U-Boot mailing list
U-Boot at lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

#3 lore raw

PATCH 1/1 dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p UNIVERSAL C210 target

Quoted 13 lines · Anton Staaf
Quoted 4 lines · Lukasz Majewski

Define the D-cache line size for S5PC210 UNIVERSAL reference target.

Quoted 5 lines
Cc Minkyu Kang <[email protected]>
---
 include/configs/s5pc210_universal.h |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)

applied to u-boot-samsung.

Thanks
Minkyu Kang.

#4 lore raw

PATCH 1/1 dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p GONI target

In reply to Lukasz Majewski
Quoted 4 lines · Lukasz Majewski

Define the D-cache line size for S5PC110 GONI reference target.

Quoted 26 lines
Cc Minkyu Kang <[email protected]>

---
?include/configs/s5p_goni.h | ? ?2 ++
?1 files changed, 2 insertions(+), 0 deletions(-)

include/configs/s5p_goni.h +2 -0
index aa51114..f58f4f1 100644
@@ -223,6 +223,8 @@
 
 ?#define CONFIG_SYS_INIT_SP_ADDR ? ? ? ?(CONFIG_SYS_LOAD_ADDR - 0x1000000)
 
+#define CONFIG_SYS_CACHELINE_SIZE ? ? ? 64
+

?#define CONFIG_PMIC
?#define CONFIG_PMIC_I2C
?#define CONFIG_PMIC_MAX8998
--
1.7.2.3

_______________________________________________
U-Boot mailing list
U-Boot at lists.denx.de
http://lists.denx.de/mailman/listinfo/u-boot

#5 lore raw

PATCH 1/1 dcache:s5p CONFIG_SYS_CACHELINE_SIZE added for s5p GONI target

Quoted 13 lines · Anton Staaf
Quoted 4 lines · Lukasz Majewski

Define the D-cache line size for S5PC110 GONI reference target.

Quoted 5 lines
Cc Minkyu Kang <[email protected]>
---
 include/configs/s5p_goni.h |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)

applied to u-boot-samsung.

Thanks
Minkyu Kang.