Skip to contentSkip to conversation

ARM: imx6q-sabrelite: Setup CLKO IOMUX

PATCH New Fabio Estevam 3 participants 5 messages Aug 2, 2012

Subsystems (2)
lore
Share & tools
lore

Fabio Estevam

author reviewer
#0 lore raw

PATCH 1/1 ARM: imx6q-sabrelite: Setup CLKO IOMUX

From: Fabio Estevam <[email protected]>

In order to have audio functional on mx6qsabrelite, it is necessary to setup the IOMUX for MX6Q_PAD_GPIO_0__CCM_CLKO pins as it provides the audio clock.

---
 arch/arm/boot/dts/imx6q-sabrelite.dts |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
arch/arm/boot/dts/imx6q-sabrelite.dts +1 -0
index d42e851..1769f44 100644
@@ -53,6 +53,7 @@
 						fsl,pins = <
 							   144  0x80000000	/* MX6Q_PAD_EIM_D22__GPIO_3_22 */
 							   121  0x80000000	/* MX6Q_PAD_EIM_D19__GPIO_3_19 */
+							   953  0x80000000	/* MX6Q_PAD_GPIO_0__CCM_CLKO */		
 							   >;
 					};
 				};
Signature · 1 line
1.7.1
#1 lore raw

PATCH 1/1 ARM: imx6q-sabrelite: Setup CLKO IOMUX

Quoted 5 lines · Fabio Estevam

From: Fabio Estevam <[email protected]>

In order to have audio functional on mx6qsabrelite, it is necessary to setup the IOMUX for MX6Q_PAD_GPIO_0__CCM_CLKO pins as it provides the audio clock.

The commit messages should generally be wrapped at column 72. I fixed it up and queued the patch for 3.6-rc. Thanks.

Signature · 2 lines
Regards,
Shawn
Quoted 20 lines
---
 arch/arm/boot/dts/imx6q-sabrelite.dts |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
arch/arm/boot/dts/imx6q-sabrelite.dts +1 -0
index d42e851..1769f44 100644
@@ -53,6 +53,7 @@
 						fsl,pins = <
 							   144  0x80000000	/* MX6Q_PAD_EIM_D22__GPIO_3_22 */
 							   121  0x80000000	/* MX6Q_PAD_EIM_D19__GPIO_3_19 */
+							   953  0x80000000	/* MX6Q_PAD_GPIO_0__CCM_CLKO */		
 							   >;
 					};
 				};
Signature · 1 line
1.7.1
author reviewer
#2 lore raw

PATCH 1/1 ARM: imx6q-sabrelite: Setup CLKO IOMUX

Quoted 8 lines · Shawn Guo
Quoted 5 lines · Fabio Estevam

From: Fabio Estevam <[email protected]>

In order to have audio functional on mx6qsabrelite, it is necessary to setup the IOMUX for MX6Q_PAD_GPIO_0__CCM_CLKO pins as it provides the audio clock.

The commit messages should generally be wrapped at column 72. I fixed it up and queued the patch for 3.6-rc. Thanks.

Ok, thanks.

With this patch applied audio is probed correctly now:

sgtl5000 0-000a: Using internal LDO instead of VDDD sgtl5000 0-000a: sgtl5000 revision 0x11 imx-sgtl5000 sound.11: sgtl5000 <-> 2028000.ssi mapping ok

,but I get error during aplay:

root at freescale /home$ aplay audio48k16S.wav
Playing WAVE 'audio48k16S.wav' : Signed 16 bit Little Endian, Raimx-pcm-audio imx-pcm-audio: imx-pcm-audio hw params failed: -22 te 48000 Hz, Stereo

aplay: set_params:959: Unable to install hw params:
ACCESS:  RW_INTERLEAVED
FORMAT:  S16_LE
SUBFORMAT:  STD
SAMPLE_BITS: 16
FRAME_BITS: 32
CHANNELS: 2
RATE: 48000
PERIOD_TIME: (85333 85334)
PERIOD_SIZE: 4096
PERIOD_BYTES: 16384
PERIODS: 4
BUFFER_TIME: (341333 341334)
BUFFER_SIZE: 16384
BUFFER_BYTES: 65536
TICK_TIME: 0

root at freescale /home$

,and I guess this happens because of the missing mx6 sdma firmware.

Where can I get the mx6 sdma firmware binary from?

Thanks,

Fabio Estevam

#3 lore raw

PATCH 1/1 ARM: imx6q-sabrelite: Setup CLKO IOMUX

Quoted 2 lines · Fabio Estevam

Where can I get the mx6 sdma firmware binary from?

FSL tree, I think.

Signature · 2 lines
Regards,
Shawn
#4 lore raw

PATCH 1/1 ARM: imx6q-sabrelite: Setup CLKO IOMUX

In reply to Fabio Estevam
Quoted 6 lines · Fabio Estevam

From: Fabio Estevam <[email protected]>

In order to have audio functional on mx6qsabrelite, it is necessary to setup the IOMUX for MX6Q_PAD_GPIO_0__CCM_CLKO pins as it provides the audio clock.

Thanks

Dirk

Quoted 16 lines
---
 arch/arm/boot/dts/imx6q-sabrelite.dts |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)
arch/arm/boot/dts/imx6q-sabrelite.dts +1 -0
index d42e851..1769f44 100644
@@ -53,6 +53,7 @@
 						fsl,pins = <
 							   144  0x80000000	/* MX6Q_PAD_EIM_D22__GPIO_3_22 */
 							   121  0x80000000	/* MX6Q_PAD_EIM_D19__GPIO_3_19 */
+							   953  0x80000000	/* MX6Q_PAD_GPIO_0__CCM_CLKO */		
 							   >;
 					};
 				};