Skip to contentSkip to conversation

mx5: Enable dcache

PATCH New Benoît Thébaudeau 2 participants 3 messages Aug 14, 2012 – Aug 20, 2012 Arm (32-bit)

lore
Share & tools
lore

Benoît Thébaudeau

author
#0 lore raw

PATCH 1/1 mx5: Enable dcache

Now that the main i.MX features work fine with dcache enabled, enabled it by default if CONFIG_SYS_DCACHE_OFF is not defined.

Signed-off-by Beno?t Th?baudeau <[email protected]>
Cc Stefano Babic <[email protected]>
---
 .../arch/arm/cpu/armv7/mx5/soc.c                   |    8 ++++++++
 1 file changed, 8 insertions(+)
arch/arm/cpu/armv7/mx5/soc.c +8 -0
index 3f5a4f7..98203ba 100644
@@ -71,6 +71,14 @@ u32 get_cpu_rev(void)
 	return system_rev;
 }
 
+#ifndef CONFIG_SYS_DCACHE_OFF
+void enable_caches(void)
+{
+	/* Enable D-cache. I-cache is already enabled in start.S */
+	dcache_enable();
+}
+#endif
+
 #if defined(CONFIG_FEC_MXC)
 void imx_get_mac_from_fuse(int dev_id, unsigned char *mac)
 {
#1 lore raw

PATCH 1/1 mx5: Enable dcache

Quoted 19 lines · Beno?t Th?baudeau

Now that the main i.MX features work fine with dcache enabled, enabled it by default if CONFIG_SYS_DCACHE_OFF is not defined.

Signed-off-by Beno?t Th?baudeau <[email protected]>
Cc Stefano Babic <[email protected]>
---
 .../arch/arm/cpu/armv7/mx5/soc.c                   |    8 ++++++++
 1 file changed, 8 insertions(+)
arch/arm/cpu/armv7/mx5/soc.c +1 -0
index 3f5a4f7..98203ba 100644
@@ -71,6 +71,14 @@ u32 get_cpu_rev(void)
 	return system_rev;
 }
 
+#ifndef CONFIG_SYS_DCACHE_OFF

arch/arm/cpu/armv7/mx5/soc.c u32 get_cpu_rev(void) · line 84

Quoted 10 lines
arch/arm/cpu/armv7/mx5/soc.c +7 -0
+void enable_caches(void)
+{
+	/* Enable D-cache. I-cache is already enabled in start.S */
+	dcache_enable();
+}
+#endif
+
 #if defined(CONFIG_FEC_MXC)
 void imx_get_mac_from_fuse(int dev_id, unsigned char *mac)
 {
Acked-by Stefano Babic <[email protected]>

Best regards,
Stefano Babic

Signature · 5 lines
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================
#2 lore raw

PATCH 1/1 mx5: Enable dcache

In reply to Benoît Thébaudeau
Quoted 19 lines · Beno?t Th?baudeau

Now that the main i.MX features work fine with dcache enabled, enabled it by default if CONFIG_SYS_DCACHE_OFF is not defined.

Signed-off-by Beno?t Th?baudeau <[email protected]>
Cc Stefano Babic <[email protected]>
---
 .../arch/arm/cpu/armv7/mx5/soc.c                   |    8 ++++++++
 1 file changed, 8 insertions(+)
arch/arm/cpu/armv7/mx5/soc.c +1 -0
index 3f5a4f7..98203ba 100644
@@ -71,6 +71,14 @@ u32 get_cpu_rev(void)
 	return system_rev;
 }
 
+#ifndef CONFIG_SYS_DCACHE_OFF

arch/arm/cpu/armv7/mx5/soc.c u32 get_cpu_rev(void) · line 84

Quoted 10 lines
arch/arm/cpu/armv7/mx5/soc.c +7 -0
+void enable_caches(void)
+{
+	/* Enable D-cache. I-cache is already enabled in start.S */
+	dcache_enable();
+}
+#endif
+
 #if defined(CONFIG_FEC_MXC)
 void imx_get_mac_from_fuse(int dev_id, unsigned char *mac)
 {

Applied to u-boot-imx, thanks.

Best regards,
Stefano Babic

Signature · 5 lines
=====================================================================
DENX Software Engineering GmbH,     MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de
=====================================================================