powerpc, perf: Add generic cache reference and cache miss events for POWER8 PMU
PATCH 1/1 powerpc, perf: Add generic cache reference and cache miss events for POWER8 PMU
powerpc, perf: Add generic cache reference and cache miss events for POWER8 PMU
This enables generic cache reference and cache miss events on POWER8 systems by utilizing raw PMU event codes for L1 cache reference and L1 cache miss events respectively.
arch/powerpc/perf/power8-pmu.c +4 -0
@@ -24,6 +24,8 @@#define PM_INST_CMPL 0x00002#define PM_BRU_FIN 0x10068#define PM_BR_MPRED_CMPL 0x400f6 +#define PM_LD_MISS_L1 0x3E054 +#define PM_LD_REF_L1 0x100EE/*
@@ -518,6 +520,8 @@ static int power8_generic_events[] = { [PERF_COUNT_HW_INSTRUCTIONS] = PM_INST_CMPL, [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] = PM_BRU_FIN, [PERF_COUNT_HW_BRANCH_MISSES] = PM_BR_MPRED_CMPL, + [PERF_COUNT_HW_CACHE_REFERENCES] = PM_LD_REF_L1, + [PERF_COUNT_HW_CACHE_MISSES] = PM_LD_MISS_L1, };static u64 power8_bhrb_filter_map (u64 branch_sample_type)
Quoted 13 lines · Anshuman Khandual
powerpc, perf: Add generic cache reference and cache miss events for POWER8 PMU
This enables generic cache reference and cache miss events on POWER8 systems by utilizing raw PMU event codes for L1 cache reference and L1 cache miss events respectively.
Signed-off-by Anshuman Khandual <[email protected]>arch/powerpc/perf/power8-pmu.c +0
-0
arch/powerpc/perf/power8-pmu.c line 28
Quoted 5 lines
arch/powerpc/perf/power8-pmu.c +2
-0@@ -24,6 +24,8 @@#define PM_INST_CMPL 0x00002#define PM_BRU_FIN 0x10068#define PM_BR_MPRED_CMPL 0x400f6 +#define PM_LD_MISS_L1 0x3E054 +#define PM_LD_REF_L1 0x100EE
Hi Anshuman,
Which system did you test this on and what results did you see?
cheers
Quoted 4 lines
Hi Anshuman,
Which system did you test this on and what results did you see?
Tested this on a power8 system.