Skip to contentSkip to conversation

ARC fixes backport for stable 3.11

DISCUSSION Vineet Gupta 2 participants 2 messages Oct 14, 2013 Stable branch

lore
Share & tools
lore
#0 lore raw

Hi Greg,

Can you please apply the following mainline commits to your queue for next 3.11 stable, in that order.

7efd0da2d173 ARC: Fix __udelay calculation
c11eb222fd7d ARC: Handle zero-overhead-loop in unaligned access handler 0752adfda15f ARC: Fix 32-bit wrap around in access_ok()
6c00350b573c ARC: Workaround spinlock livelock in SMP SystemC simulation 10469350e345 ARC: Fix signal frame management for SA_SIGINFO 5b24282846c0 ARC: Ignore ptrace SETREGSET request for synthetic register "stop_pc"

Thx,
-Vineet

#1 lore raw
Quoted 11 lines · Vineet Gupta

Hi Greg,

Can you please apply the following mainline commits to your queue for next 3.11 stable, in that order.

7efd0da2d173 ARC: Fix __udelay calculation
c11eb222fd7d ARC: Handle zero-overhead-loop in unaligned access handler 0752adfda15f ARC: Fix 32-bit wrap around in access_ok()
6c00350b573c ARC: Workaround spinlock livelock in SMP SystemC simulation 10469350e345 ARC: Fix signal frame management for SA_SIGINFO 5b24282846c0 ARC: Ignore ptrace SETREGSET request for synthetic register "stop_pc"

All applied, thanks.

greg k-h