Skip to contentSkip to conversation

ARM: sun7i: Add ARM PMU in A20 DTSI

PATCH New Maxime Ripard 3 participants 5 messages Apr 18, 2014 – Apr 26, 2014

Subsystems (2)
lore
Share & tools
lore
#0 lore raw

PATCH 1/2 ARM: sun7i: Add ARM PMU in A20 DTSI

Enable the performance monitoring unit found in the A20 SoCs.

---
 arch/arm/boot/dts/sun7i-a20.dtsi | 6 ++++++
 1 file changed, 6 insertions(+)
arch/arm/boot/dts/sun7i-a20.dtsi +6 -0
index 899fd0e2b749..cc0d37fe5ae1 100644
@@ -57,6 +57,12 @@
 			     <1 10 0xf08>;
 	};
 
+	pmu {
+		compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
+		interrupts = <0 120 4>,
+			     <0 121 4>;
+	};
+
 	clocks {
 		#address-cells = <1>;
 		#size-cells = <1>;
Signature · 1 line
1.9.1
#1 lore raw

PATCH 2/2 ARM: sun6i: Add ARM PMU in A31 DTSI

Enable the performance monitoring unit found in the A20 SoCs.

---
 arch/arm/boot/dts/sun6i-a31.dtsi | 8 ++++++++
 1 file changed, 8 insertions(+)
arch/arm/boot/dts/sun6i-a31.dtsi +8 -0
index bc46814d2ff0..4b0f1231efc4 100644
@@ -59,6 +59,14 @@
 		reg = <0x40000000 0x80000000>;
 	};
 
+	pmu {
+		compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
+		interrupts = <0 120 4>,
+			     <0 121 4>,
+			     <0 122 4>,
+			     <0 123 4>;
+	};
+
 	clocks {
 		#address-cells = <1>;
 		#size-cells = <1>;
Signature · 1 line
1.9.1
#2 lore raw

PATCH 2/2 ARM: sun6i: Add ARM PMU in A31 DTSI

Hi Maxime

Quoted 1 line · Maxime Ripard

Enable the performance monitoring unit found in the A20 SoCs.

Don't you mean A_31_?

Quoted 31 lines
---
 arch/arm/boot/dts/sun6i-a31.dtsi | 8 ++++++++
 1 file changed, 8 insertions(+)
arch/arm/boot/dts/sun6i-a31.dtsi +8 -1
index bc46814d2ff0..4b0f1231efc4 100644
@@ -59,6 +59,14 @@
                reg = <0x40000000 0x80000000>;
        };
 
+       pmu {
+               compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
+               interrupts = <0 120 4>,
+                            <0 121 4>,
+                            <0 122 4>,
+                            <0 123 4>;
+       };
+
        clocks {
                #address-cells = <1>;
                #size-cells = <1>;
--

1.9.1

--
You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe at googlegroups.com. For more options, visit https://groups.google.com/d/optout.

Signature · 5 lines
Julian Calaby

Email: julian.calaby at gmail.com
Profile: http://www.google.com/profiles/julian.calaby/
.Plan: http://sites.google.com/site/juliancalaby/
#3 lore raw

PATCH 2/2 ARM: sun6i: Add ARM PMU in A31 DTSI

Quoted 7 lines · Julian Calaby

Hi Maxime

Quoted 1 line · Maxime Ripard

Enable the performance monitoring unit found in the A20 SoCs.

Don't you mean A_31_?

Right. Applied the two patches, with this fix.

Thanks!
Maxime

Signature · 10 lines
Maxime Ripard, Free Electrons
Embedded Linux, Kernel and Android engineering
http://free-electrons.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 836 bytes
Desc: Digital signature
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20140426/d6caca79/attachment.sig>
#4 lore raw

PATCH 1/2 ARM: sun7i: Add ARM PMU in A20 DTSI

In reply to Maxime Ripard

Hi,

Quoted 3 lines · Maxime Ripard

Enable the performance monitoring unit found in the A20 SoCs.

Both patches look good and are:

Regards,

Hans

Quoted 22 lines
---
 arch/arm/boot/dts/sun7i-a20.dtsi | 6 ++++++
 1 file changed, 6 insertions(+)
arch/arm/boot/dts/sun7i-a20.dtsi +6 -0
index 899fd0e2b749..cc0d37fe5ae1 100644
@@ -57,6 +57,12 @@
 			     <1 10 0xf08>;
 	};
 
+	pmu {
+		compatible = "arm,cortex-a7-pmu", "arm,cortex-a15-pmu";
+		interrupts = <0 120 4>,
+			     <0 121 4>;
+	};
+
 	clocks {
 		#address-cells = <1>;
 		#size-cells = <1>;