Skip to contentSkip to conversation

fsl/pci: Add workaround for erratum A-005434

PATCH New Chunhe Lan 2 participants 2 messages May 7, 2014 – May 20, 2014

Subsystems (2)
PowerPC PCI
lore
Share & tools
lore

Chunhe Lan

author
#0 lore raw

PATCH v3 1/1 fsl/pci: Add workaround for erratum A-005434

By default, all PEX inbound windows PEX_PEXIWARn[TRGT] are mapped to 0xF, which is local memory. But for BSC9132, 0xF is CCSR, 0x0 is local memory.

Signed-off-by Minghuan Lian <[email protected]>
Signed-off-by Chunhe Lan <[email protected]>
---
 arch/powerpc/cpu/mpc85xx/cmd_errata.c     |    3 +++
 arch/powerpc/include/asm/config_mpc85xx.h |    1 +
 drivers/pci/fsl_pci_init.c                |    9 +++++++--
 3 files changed, 11 insertions(+), 2 deletions(-)
arch/powerpc/cpu/mpc85xx/cmd_errata.c +3 -0
index 8b79c05..4bf5bc7 100644
@@ -277,6 +277,9 @@ static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
 	if (has_erratum_a006261())
 		puts("Work-around for Erratum A006261 enabled\n");
 #endif
+#ifdef CONFIG_SYS_FSL_ERRATUM_A005434
+	puts("Work-around for Erratum A-005434 enabled\n");
+#endif
 	return 0;
 }
arch/powerpc/include/asm/config_mpc85xx.h +1 -0
index df44451..94c769d 100644
@@ -583,6 +583,7 @@
 #define CONFIG_SYS_FSL_ESDHC_P1010_BROKEN_SDCLK
 #define CONFIG_SYS_FSL_PCIE_COMPAT	"fsl,qoriq-pcie-v2.2"
 #define CONFIG_SYS_FSL_ERRATUM_A005125
+#define CONFIG_SYS_FSL_ERRATUM_A005434
 #define CONFIG_SYS_FSL_ERRATUM_I2C_A004447
 #define CONFIG_SYS_FSL_A004447_SVR_REV	0x11
 #define CONFIG_ESDHC_HC_BLK_ADDR
drivers/pci/fsl_pci_init.c +7 -2
index 6317fb1..3a41b0e 100644
@@ -49,8 +49,13 @@ static void set_inbound_window(volatile pit_t *pi,
 				u64 size)
 {
 	u32 sz = (__ilog2_u64(size) - 1);
-	u32 flag = PIWAR_EN | PIWAR_LOCAL |
-			PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP;
+#ifdef CONFIG_SYS_FSL_ERRATUM_A005434
+	u32 flag = 0;
+#else
+	u32 flag = PIWAR_LOCAL;
+#endif
+
+	flag |= PIWAR_EN | PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP;
 
 	out_be32(&pi->pitar, r->phys_start >> 12);
 	out_be32(&pi->piwbar, r->bus_start >> 12);
Signature · 1 line
1.7.6.5
#1 lore raw

PATCH v3 1/1 fsl/pci: Add workaround for erratum A-005434

Quoted 7 lines · Chunhe Lan

By default, all PEX inbound windows PEX_PEXIWARn[TRGT] are mapped to 0xF, which is local memory. But for BSC9132, 0xF is CCSR, 0x0 is local memory.

Signed-off-by Minghuan Lian <[email protected]>
Signed-off-by Chunhe Lan <[email protected]>

---

Applied to u-boot-mpc85xx/master.

York