Skip to contentSkip to conversation

powerpc/b4860: Enable law creation of MAPLE

PATCH New Shaveta Leekha 2 participants 2 messages Nov 12, 2014 – Dec 5, 2014

lore
Share & tools
lore

Shaveta Leekha

author
#0 lore raw

PATCH 1/1 powerpc/b4860: Enable law creation of MAPLE

B4860, B4440, B4420 and B4220 have MAPLE, so enable law creation for them only
Remove static LAW creation for MAPLE

Signed-off-by Shaveta Leekha <[email protected]>
Signed-off-by Sandeep Singh <[email protected]>
Change-Id I1d1d6e414617bb45ade5e5ab9134f0464763c034

Reviewed-on: http://git.am.freescale.net:8181/23351

Tested-by Review Code-CDREVIEW <[email protected]>
Reviewed-by Poonam Aggrwal <[email protected]>
Reviewed-by Yusong Sun <[email protected]>
---
 board/freescale/b4860qds/b4860qds.c |    8 ++++++++
 board/freescale/b4860qds/law.c      |    3 ---
 2 files changed, 8 insertions(+), 3 deletions(-)
board/freescale/b4860qds/b4860qds.c +8 -0
index 34d66d5..975952f 100644
@@ -915,6 +915,14 @@ int board_early_init_r(void)
 	const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
 	int flash_esel = find_tlb_idx((void *)flashbase, 1);
 	int ret;
+	u32 svr = SVR_SOC_VER(get_svr());
+
+	/* Create law for MAPLE only for personalities having MAPLE */
+	if ((svr == SVR_B4860) || (svr == SVR_B4440) ||
+	    (svr == SVR_B4420) || (svr == SVR_B4220)) {
+		set_next_law(CONFIG_SYS_MAPLE_MEM_PHYS, LAW_SIZE_16M,
+			     LAW_TRGT_IF_MAPLE);
+	}
 
 	/*
 	 * Remap Boot flash + PROMJET region to caching-inhibited
board/freescale/b4860qds/law.c +0 -3
index 5b327cc..047c3cb 100644
@@ -17,9 +17,6 @@ struct law_entry law_table[] = {
 	SET_LAW(CONFIG_SYS_QMAN_MEM_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_QMAN),
 #endif
 	SET_LAW(QIXIS_BASE_PHYS, LAW_SIZE_4K, LAW_TRGT_IF_IFC),
-#ifdef CONFIG_SYS_MAPLE_MEM_PHYS
-	SET_LAW(CONFIG_SYS_MAPLE_MEM_PHYS, LAW_SIZE_16M, LAW_TRGT_IF_MAPLE),
-#endif
 #ifdef CONFIG_SYS_DCSRBAR_PHYS
 	/* Limit DCSR to 32M to access NPC Trace Buffer */
 	SET_LAW(CONFIG_SYS_DCSRBAR_PHYS, LAW_SIZE_32M, LAW_TRGT_IF_DCSR),
Signature · 1 line
1.7.6.GIT