Skip to contentSkip to conversation

powerpc/t2080: updating rcw for silicon v1.1

PATCH New Shengzhou Liu 2 participants 2 messages Nov 14, 2014 – Dec 5, 2014

lore
Share & tools
lore

Shengzhou Liu

author
#0 lore raw

PATCH v2 1/1 powerpc/t2080: updating rcw for silicon v1.1

T2080 v1.1 requires different MEM_PLL_RAT from previous v1.0, and also update core frequency to 1.8GHz for v1.1.
We reserve the support for T2080 v1.0 and enable v1.1 by default.

Signed-off-by Shengzhou Liu <[email protected]>

---
v2: reserve v1.0 support.

 board/freescale/t208xqds/t2080_rcw.cfg | 16 ++++++++++++----
 board/freescale/t208xrdb/t2080_rcw.cfg | 20 ++++++++++++++------
 2 files changed, 26 insertions(+), 10 deletions(-)
board/freescale/t208xqds/t2080_rcw.cfg +12 -4
index 972dedc..52a1652 100644
@@ -1,8 +1,16 @@
 #PBL preamble and RCW header
 aa55aa55 010e0100
-#SerDes Protocol: 0x66_0x16
-#Core/DDR: 1533Mhz/2133MT/s
-12100017 15000000 00000000 00000000
-66150002 00008400 e8104000 c1000000
+
+#For T2080 v1.0
+#SerDes=0x66_0x16, Core=1533MHz, DDR=2133MT/s
+#12100017 15000000 00000000 00000000
+#66150002 00008400 e8104000 c1000000
+#00000000 00000000 00000000 000307fc
+#00000000 00000000 00000000 00000004
+
+#For T2080 v1.1
+#SerDes=0x66_0x15, Core=1800MHz, DDR=1867MT/s
+0c070012 0e000000 00000000 00000000
+66150002 00000000 e8104000 c1000000
 00000000 00000000 00000000 000307fc
 00000000 00000000 00000000 00000004
board/freescale/t208xrdb/t2080_rcw.cfg +14 -6
index 15e1bf4..59025ea 100644
@@ -1,8 +1,16 @@
-#PBL preamble and RCW header for T2080RDB
+#PBL preamble and RCW header
 aa55aa55 010e0100
-#SerDes Protocol: 0x66_0x16
-#Core/DDR: 1533Mhz/1600MT/s
-120c0017 15000000 00000000 00000000
-66150002 00008400 ec104000 c1000000
-00000000 00000000 00000000 000307fc
+
+#For T2080 v1.0
+#SerDes=0x66_0x16, Core=1533MHz, DDR=1600MT/s
+#120c0017 15000000 00000000 00000000
+#66150002 00008400 ec104000 c1000000
+#00000000 00000000 00000000 000307fc
+#00000000 00000000 00000000 00000004
+
+#For T2080 v1.1
+#SerDes=0x66_0x15, Core:1800MHz, DDR:1600MT/s
+1206001b 15000000 00000000 00000000
+66150002 00000000 e8104000 c1000000
+00800000 00000000 00000000 000307fc
 00000000 00000000 00000000 00000004
Signature · 1 line
1.8.0
#1 lore raw

PATCH v2 1/1 powerpc/t2080: updating rcw for silicon v1.1

Quoted 8 lines · Shengzhou Liu

T2080 v1.1 requires different MEM_PLL_RAT from previous v1.0, and also update core frequency to 1.8GHz for v1.1.
We reserve the support for T2080 v1.0 and enable v1.1 by default.

Signed-off-by Shengzhou Liu <[email protected]>

---
v2: reserve v1.0 support.

Applied to u-boot-mpc85xx, awaiting upstream.

York