Skip to contentSkip to conversation

clk: samsung: exynos7: Fix fsys NR_CLK

PATCH New Padmavathi Venna 2 participants 2 messages Dec 19, 2014 – Dec 22, 2014

Subsystems (3)
Common clk Arm Samsung Exynos Samsung SoC clock drivers
lore
Share & tools
lore

Padmavathi Venna

author
#0 lore raw

PATCH 1/1 clk: samsung: exynos7: Fix fsys NR_CLK

Fix typo in fsys0 and fsys1 NR_CLK assignment

Signed-off-by Padmavathi Venna <[email protected]>
---
 drivers/clk/samsung/clk-exynos7.c |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)
drivers/clk/samsung/clk-exynos7.c +2 -2
index 3128593..3a56875 100644
@@ -742,7 +742,7 @@ static struct samsung_cmu_info fsys0_cmu_info __initdata = {
 	.nr_mux_clks		= ARRAY_SIZE(fsys0_mux_clks),
 	.gate_clks		= fsys0_gate_clks,
 	.nr_gate_clks		= ARRAY_SIZE(fsys0_gate_clks),
-	.nr_clk_ids		= TOP1_NR_CLK,
+	.nr_clk_ids		= FSYS0_NR_CLK,
 	.clk_regs		= fsys0_clk_regs,
 	.nr_clk_regs		= ARRAY_SIZE(fsys0_clk_regs),
 };

@@ -793,7 +793,7 @@ static struct samsung_cmu_info fsys1_cmu_info __initdata = {
 	.nr_mux_clks		= ARRAY_SIZE(fsys1_mux_clks),
 	.gate_clks		= fsys1_gate_clks,
 	.nr_gate_clks		= ARRAY_SIZE(fsys1_gate_clks),
-	.nr_clk_ids		= TOP1_NR_CLK,
+	.nr_clk_ids		= FSYS1_NR_CLK,
 	.clk_regs		= fsys1_clk_regs,
 	.nr_clk_regs		= ARRAY_SIZE(fsys1_clk_regs),
 };
Signature · 1 line
1.7.4.4
maintainer
#1 lore raw

PATCH 1/1 clk: samsung: exynos7: Fix fsys NR_CLK

Quoted 1 line · Padmavathi Venna

Fix typo in fsys0 and fsys1 NR_CLK assignment

Patch queued for 3.19-rc, thanks.