Skip to contentSkip to conversation

sunxi: TZX-Q8-713B7 mmc0 card-detect pin

PATCH New Paul Kocialkowski 2 participants 8 messages Mar 29, 2015

lore
Share & tools
lore

Paul Kocialkowski

author
#0 lore raw

PATCH 1/7 sunxi: TZX-Q8-713B7 mmc0 card-detect pin

Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/TZX-Q8-713B7_defconfig | 1 +
 1 file changed, 1 insertion(+)
configs/TZX-Q8-713B7_defconfig +1 -0
index 4ff4542..0953554 100644
@@ -1,6 +1,7 @@
 CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="CONS_INDEX=2,AXP209_POWER"
 CONFIG_FDTFILE="sun5i-a13-tzx-q8-713b7.dtb"
+CONFIG_MMC0_CD_PIN="PG0"
 CONFIG_USB_MUSB_SUNXI=y
 CONFIG_USB0_VBUS_PIN="PG12"
 CONFIG_USB0_VBUS_DET="PG1"
Signature · 1 line
1.9.1
author
#1 lore raw

PATCH 2/7 sunxi: Ampe A76 mmc0 card-detect pin

Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/Ampe_A76_defconfig | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)
configs/Ampe_A76_defconfig +2 -1
index af8aefa..af7638d 100644
@@ -1,9 +1,10 @@
 CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="CONS_INDEX=2,AXP209_POWER"
 CONFIG_FDTFILE="sun5i-a13-ampe-a76.dtb"
+CONFIG_MMC0_CD_PIN="PG0"
 CONFIG_USB_MUSB_SUNXI=y
 CONFIG_USB0_VBUS_PIN="PG12"
-CONFIG_USB0_VBUS_DET="PG01"
+CONFIG_USB0_VBUS_DET="PG1"
 CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:33000,le:45,ri:82,up:22,lo:22,hs:1,vs:1,sync:3,vmode:0"
 CONFIG_VIDEO_LCD_POWER="AXP0-0"
 CONFIG_VIDEO_LCD_BL_EN="AXP0-1"
Signature · 1 line
1.9.1
author
#2 lore raw

PATCH 3/7 sunxi: Ainol AW1 mmc0 card-detect pin

In reply to Paul Kocialkowski
Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/Ainol_AW1_defconfig | 1 +
 1 file changed, 1 insertion(+)
configs/Ainol_AW1_defconfig +1 -0
index 5cb8fc1..e5c2e21 100644
@@ -6,6 +6,7 @@
 CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="AXP209_POWER"
 CONFIG_FDTFILE="sun7i-a20-ainol-aw1.dtb"
+CONFIG_MMC0_CD_PIN="PH1"
 CONFIG_USB_MUSB_SUNXI=y
 CONFIG_USB0_VBUS_PIN="PB9"
 CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
Signature · 1 line
1.9.1
author
#3 lore raw

PATCH 4/7 sunxi: Yones Toptech BD1078 mmc0 and mmc1 card-detect pins

In reply to Paul Kocialkowski
Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/Yones_Toptech_BD1078_defconfig | 2 ++
 1 file changed, 2 insertions(+)
configs/Yones_Toptech_BD1078_defconfig +2 -0
index 99cc0a7..00ede67 100644
@@ -8,6 +8,8 @@ CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="AXP209_POWER"
 CONFIG_FDTFILE="sun7i-a20-yones-toptech-bd1078.dtb"
 CONFIG_MMC_SUNXI_SLOT_EXTRA=1
+CONFIG_MMC0_CD_PIN="PH1"
+CONFIG_MMC1_CD_PIN="PH2"
 CONFIG_MMC1_PINS="PH"
 CONFIG_USB_MUSB_SUNXI=y
 CONFIG_USB0_VBUS_PIN="PB9"
Signature · 1 line
1.9.1
author
#4 lore raw

PATCH 5/7 sunxi: A20-OLinuXino-Lime2 mmc0 card-detect pin

In reply to Paul Kocialkowski
Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/A20-OLinuXino-Lime2_defconfig | 1 +
 1 file changed, 1 insertion(+)
configs/A20-OLinuXino-Lime2_defconfig +1 -0
index 8c76360..1f4fa12 100644
@@ -1,6 +1,7 @@
 CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="AXP209_POWER,SUNXI_GMAC,RGMII,AHCI,SATAPWR=SUNXI_GPC(3),USB_EHCI"
 CONFIG_FDTFILE="sun7i-a20-olinuxino-lime2.dtb"
+CONFIG_MMC0_CD_PIN="PH1"
 CONFIG_ARM=y
 CONFIG_ARCH_SUNXI=y
 CONFIG_MACH_SUN7I=y
Signature · 1 line
1.9.1
author
#5 lore raw

PATCH 6/7 sunxi: Cubieboard2 mmc0 card-detect pin

In reply to Paul Kocialkowski
Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/Cubieboard2_defconfig | 1 +
 1 file changed, 1 insertion(+)
configs/Cubieboard2_defconfig +1 -0
index 05b11a0..d866ad1 100644
@@ -1,6 +1,7 @@
 CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="AXP209_POWER,SUNXI_GMAC,AHCI,SATAPWR=SUNXI_GPB(8),USB_EHCI"
 CONFIG_FDTFILE="sun7i-a20-cubieboard2.dtb"
+CONFIG_MMC0_CD_PIN="PH1"
 CONFIG_ARM=y
 CONFIG_ARCH_SUNXI=y
 CONFIG_MACH_SUN7I=y
Signature · 1 line
1.9.1
author
#6 lore raw

PATCH 7/7 sunxi: A20-OLinuXino-Lime2 USB0 VBUS detect and enable pins

In reply to Paul Kocialkowski

This allows enabling MUSB (on the OTG port).

Signed-off-by Paul Kocialkowski <[email protected]>
---
 configs/A20-OLinuXino-Lime2_defconfig | 2 ++
 1 file changed, 2 insertions(+)
configs/A20-OLinuXino-Lime2_defconfig +2 -0
index 1f4fa12..4fcff92 100644
@@ -2,6 +2,8 @@ CONFIG_SPL=y
 CONFIG_SYS_EXTRA_OPTIONS="AXP209_POWER,SUNXI_GMAC,RGMII,AHCI,SATAPWR=SUNXI_GPC(3),USB_EHCI"
 CONFIG_FDTFILE="sun7i-a20-olinuxino-lime2.dtb"
 CONFIG_MMC0_CD_PIN="PH1"
+CONFIG_USB0_VBUS_PIN="PC17"
+CONFIG_USB0_VBUS_DET="PH5"
 CONFIG_ARM=y
 CONFIG_ARCH_SUNXI=y
 CONFIG_MACH_SUN7I=y
Signature · 1 line
1.9.1
#7 lore raw

PATCH 1/7 sunxi: TZX-Q8-713B7 mmc0 card-detect pin

In reply to Paul Kocialkowski

Hi,

Quoted 1 line · Paul Kocialkowski
Signed-off-by Paul Kocialkowski <[email protected]>

Thanks, I've merged the entire set in u-boot-sunxi/next, and it will be included in u-boot/master once the merge window for v2015.07 opens.

Regards,

Hans

Quoted 17 lines
---
  configs/TZX-Q8-713B7_defconfig | 1 +
  1 file changed, 1 insertion(+)
configs/TZX-Q8-713B7_defconfig +1 -0
index 4ff4542..0953554 100644
@@ -1,6 +1,7 @@
  CONFIG_SPL=y
  CONFIG_SYS_EXTRA_OPTIONS="CONS_INDEX=2,AXP209_POWER"
  CONFIG_FDTFILE="sun5i-a13-tzx-q8-713b7.dtb"
+CONFIG_MMC0_CD_PIN="PG0"
  CONFIG_USB_MUSB_SUNXI=y
  CONFIG_USB0_VBUS_PIN="PG12"
  CONFIG_USB0_VBUS_DET="PG1"