arm: mx6: ddr: set fast-exit on DDR3 if pd_fast_exit specified
PATCH 1/1 arm: mx6: ddr: set fast-exit on DDR3 if pd_fast_exit specified
Commit fa8b7d66f49f0c7bd41467fe78f6488d8af6976a introduced fast-exit support to the MMDC however enabling it on the DDR3 got missed. Make sure we enable it on the DDR3 as well.
Gateworks uses Micron memory as well as Winbond in MX6. We have found in testing that we need to enable fast-exit for Winbond stability. Gateworks boards are currently the only boards using the MX6 SPL and enabling fast-exit mode.
--- arch/arm/cpu/armv7/mx6/ddr.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-)
arch/arm/cpu/armv7/mx6/ddr.c +2 -1
@@ -527,7 +527,8 @@ void mx6_dram_cfg(const struct mx6_ddr_sysinfo *sysinfo,/* MR0 */ val = ((tcl -1 ) <<4 ) |/* CAS */ (1 <<8 ) |/* DLL Reset */ - ((twr -3 ) <<9 );/* Write Recovery */ + ((twr -3 ) <<9 ) |/* Write Recovery */ + (sysinfo->pd_fast_exit <<12 );/* Precharge PD PLL on */ debug ("MR0 CS%d: 0x%08x\n" , cs, (u32 )MR (val,0 ,3 , cs)); mmdc0->mdscr =MR (val,0 ,3 , cs);/* ZQ calibration */
Signature · 1 line
1.9.1
PATCH 1/1 arm: mx6: ddr: set fast-exit on DDR3 if pd_fast_exit specified
Quoted 11 lines · Tim Harvey
Commit
fa8b7d66f49f0c7bd41467fe78f6488d8af6976aintroduced fast-exit support to the MMDC however enabling it on the DDR3 got missed. Make sure we enable it on the DDR3 as well.Gateworks uses Micron memory as well as Winbond in MX6. We have found in testing that we need to enable fast-exit for Winbond stability. Gateworks boards are currently the only boards using the MX6 SPL and enabling fast-exit mode.
Signed-off-by Tim Harvey <[email protected]>---
Applied to u-boot-imx, thanks !
Best regards,
Stefano Babic
Signature · 5 lines
===================================================================== DENX Software Engineering GmbH, Managing Director: Wolfgang Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic at denx.de =====================================================================