Skip to contentSkip to conversation

armv8/ls1043aqds: dts: set SPI mode for DSPI

PATCH New Gong Qianyu 2 participants 2 messages Mar 23, 2016 – Mar 29, 2016 Arm (32-bit)

lore
Share & tools
lore
#0 lore raw

PATCH 1/1 armv8/ls1043aqds: dts: set SPI mode for DSPI

It's necessary to set the clock phase and polarity for DSPI flash or it could not work properly.

---
 arch/arm/dts/fsl-ls1043a-qds.dtsi | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)
arch/arm/dts/fsl-ls1043a-qds.dtsi +7 -1
index 66efe67..2e9f1f9 100644
@@ -28,8 +28,10 @@
 		#address-cells = <1>;
 		#size-cells = <1>;
 		compatible = "spi-flash";
-		reg = <0>;
 		spi-max-frequency = <1000000>; /* input clock */
+		spi-cpol;
+		spi-cpha;
+		reg = <0>;
 	};
 
 	dflash1: sst25wf040b {
@@ -37,6 +39,8 @@
 		#size-cells = <1>;
 		compatible = "spi-flash";
 		spi-max-frequency = <3500000>;
+		spi-cpol;
+		spi-cpha;
 		reg = <1>;
 	};
 
@@ -45,6 +49,8 @@
 		#size-cells = <1>;
 		compatible = "spi-flash";
 		spi-max-frequency = <3500000>;
+		spi-cpol;
+		spi-cpha;
 		reg = <2>;
 	};
 };
Signature · 1 line
2.1.0.27.g96db324
#1 lore raw

PATCH 1/1 armv8/ls1043aqds: dts: set SPI mode for DSPI

Quoted 8 lines · Gong Qianyu

It's necessary to set the clock phase and polarity for DSPI flash or it could not work properly.

---
 arch/arm/dts/fsl-ls1043a-qds.dtsi | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)

Minor change to commit message.

Applied to u-boot-fsl-qoriq master. Awaiting upstream.

Thanks.

York