Skip to contentSkip to conversation

ls102xa: Indexes of CSU slave is incorrect

PATCH New Vincent Siles 3 participants 4 messages Mar 29, 2016 – Apr 6, 2016 1 message not in the archive Arm (32-bit)

lore
Share & tools
lore

Vincent Siles

author
#0 lore raw

cover ls102xa: Indexes of CSU slave is incorrect

In [1], we can see that the order of CSU slave indexes is a bit scrambled at the end. The ns_access.h file does not represent this ordering correctly. This patch aims to fix that.

[1]: http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/qoriq-arm-processors/qoriq-ls1021a-dual-core-communications-processor-with-lcd-controller:LS1021A?fpsp=1&tab=Documentation_Tab

Vincent Siles (1):
arm: Fix order of CSU indexes in ns_access.h

 arch/arm/include/asm/arch-ls102xa/ns_access.h | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)
Signature · 1 line
1.9.1
author
#1 lore raw

PATCH 1/1 arm: Fix order of CSU indexes in ns_access.h

This patch aims to fix the order of CSU slave index for the LS1021a board.

Signed-off-by Vincent Siles <[email protected]>

---

 arch/arm/include/asm/arch-ls102xa/ns_access.h | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)
arch/arm/include/asm/arch-ls102xa/ns_access.h +3 -3
index a921fb6..44acfd2 100644
@@ -82,12 +82,12 @@ enum csu_cslx_ind {
 	CSU_CSLX_FTM5,
 	CSU_CSLX_FTM8,
 	CSU_CSLX_FTM7,
-	CSU_CSLX_COP_DCSR,
 	CSU_CSLX_EPU,
-	CSU_CSLX_GDI,
+	CSU_CSLX_COP_DCSR,
 	CSU_CSLX_DDI,
+	CSU_CSLX_GDI,
 	CSU_CSLX_RESERVED1,
-	CSU_CSLX_USB3_PHY = 117,
+	CSU_CSLX_USB3_PHY = 116,
 	CSU_CSLX_RESERVED2,
 	CSU_CSLX_MAX,
 };
Signature · 1 line
1.9.1

A message that is not in the archive (sent off-list or not yet received): [email protected]

#3 lore raw

PATCH 1/1 arm: Fix order of CSU indexes in ns_access.h

Quoted 33 lines

-------- Original Message --------
Subject: [PATCH] arm: Fix order of CSU indexes in ns_access.h
Date: 03/29/2016 12:41 AM
From: Vincent Siles <[email protected]>
To: u-boot at lists.denx.de <[email protected]>
CC: vincent.siles at provenrun.com <[email protected]>, yorksun at freescale.com <[email protected]>, Mingkai Hu <[email protected]>, Gong Qianyu <[email protected]>, Albert Aribaud <[email protected]>, Hou Zhiqiang <[email protected]>

This patch aims to fix the order of CSU slave index for the LS1021a board.

Signed-off-by Vincent Siles <[email protected]>

---

 arch/arm/include/asm/arch-ls102xa/ns_access.h | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)
arch/arm/include/asm/arch-ls102xa/ns_access.h +0 -2
index a921fb6..44acfd2 100644
@@ -82,12 +82,12 @@ enum csu_cslx_ind {
 	CSU_CSLX_FTM5,
 	CSU_CSLX_FTM8,
 	CSU_CSLX_FTM7,
-	CSU_CSLX_COP_DCSR,
 	CSU_CSLX_EPU,
-	CSU_CSLX_GDI,

arch/arm/include/asm/arch-ls102xa/ns_access.h enum csu_cslx_ind {

Quoted 10 lines
arch/arm/include/asm/arch-ls102xa/ns_access.h +3 -2
+	CSU_CSLX_COP_DCSR,
 	CSU_CSLX_DDI,
+	CSU_CSLX_GDI,
 	CSU_CSLX_RESERVED1,
-	CSU_CSLX_USB3_PHY = 117,
+	CSU_CSLX_USB3_PHY = 116,
 	CSU_CSLX_RESERVED2,
 	CSU_CSLX_MAX,
 };
--
Reviewed-by Alison Wang <[email protected]>

Best Regards,
Alison Wang

#4 lore raw

PATCH 1/1 arm: Fix order of CSU indexes in ns_access.h

In reply to Vincent Siles
Quoted 10 lines · Vincent Siles

This patch aims to fix the order of CSU slave index for the LS1021a board.

Signed-off-by Vincent Siles <[email protected]>

---

 arch/arm/include/asm/arch-ls102xa/ns_access.h | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

Revised tag in subject.
Applied to u-boot-fsl-qoriq master. Awaiting upstream. Thanks.

York