Skip to contentSkip to conversation

arm64: hisilicon: add support hip06 d03 board

PATCH New Kefeng Wang 2 participants 4 messages Apr 8, 2016 – Apr 27, 2016

Subsystems (2)
Device tree bindings Arm/HiSilicon SoC support
lore
Share & tools
lore

Kefeng Wang

author
#0 lore raw

cover arm64: hisilicon: add support hip06 d03 board

Add initial dts for Hip06 D03 board and documentation.

The Hip06 soc has same cpu topology compared with Hip05, four clusters and each cluster has quard Cortex-A57, but with different IO part, like HNS, SAS and PCI, they are all upgraded. There are also not same in ITS, MBIGEN and SMMU, etc.

Note, there is no serial, because the soc use LPC uart, the serial node is not needed.

Kefeng Wang (2):
arm64: dts: Add initial dts for Hisilicon Hip06 D03 board
Documentation: arm64: Add Hisilicon Hip06 D03 dts binding

 .../bindings/arm/hisilicon/hisilicon.txt           |  20 +-
 arch/arm64/boot/dts/hisilicon/Makefile             |   4 +-
 arch/arm64/boot/dts/hisilicon/hip06-d03.dts        |  34 +++
 arch/arm64/boot/dts/hisilicon/hip06.dtsi           | 307 +++++++++++++++++++++
 4 files changed, 356 insertions(+), 9 deletions(-)
 create mode 100644 arch/arm64/boot/dts/hisilicon/hip06-d03.dts
 create mode 100644 arch/arm64/boot/dts/hisilicon/hip06.dtsi
Signature · 1 line
1.7.12.4
author
#1 lore raw

PATCH 1/2 arm64: dts: Add initial dts for Hisilicon Hip06 D03 board

The Hip06 soc has same cpu topology compared with Hip05, four clusters and each cluster has quard Cortex-A57, but with different IO part, like HNS, SAS and PCI, they are all upgraded. There are also not same in ITS, MBIGEN and SMMU, etc.

This patch adds the initial dts for hip06 d03 board.

Note, there is no serial, because the soc use LPC uart, the serial node is not needed.

Signed-off-by Kefeng Wang <[email protected]>
---
 arch/arm64/boot/dts/hisilicon/Makefile      |   4 +-
 arch/arm64/boot/dts/hisilicon/hip06-d03.dts |  34 +++
 arch/arm64/boot/dts/hisilicon/hip06.dtsi    | 307 ++++++++++++++++++++++++++++
 3 files changed, 344 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm64/boot/dts/hisilicon/hip06-d03.dts
 create mode 100644 arch/arm64/boot/dts/hisilicon/hip06.dtsi
arch/arm64/boot/dts/hisilicon/Makefile +3 -1
index cd158b8..d5f43a0 100644
@@ -1,4 +1,6 @@
-dtb-$(CONFIG_ARCH_HISI) += hi6220-hikey.dtb hip05-d02.dtb
+dtb-$(CONFIG_ARCH_HISI) += hi6220-hikey.dtb
+dtb-$(CONFIG_ARCH_HISI) += hip05-d02.dtb
+dtb-$(CONFIG_ARCH_HISI) += hip06-d03.dtb
 
 always		:= $(dtb-y)
 subdir-y	:= $(dts-dirs)
arch/arm64/boot/dts/hisilicon/hip06-d03.dts new file +34 -0
new file mode 100644
index 0000000..f3e5323
@@ -0,0 +1,34 @@
+/**
+ * dts file for Hisilicon D03 Development Board
+ *
+ * Copyright (C) 2016 Hisilicon Ltd.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * publishhed by the Free Software Foundation.
+ *
+ */
+
+/dts-v1/;
+
+#include "hip06.dtsi"
+
+/ {
+	model = "Hisilicon Hip06 D03 Development Board";
+	compatible = "hisilicon,hip06-d03";
+
+	memory at 00000000 {
+		device_type = "memory";
+		reg = <0x0 0x00000000 0x0 0x40000000>;
+	};
+
+	chosen { };
+};
+
+&usb_ohci {
+	status = "ok";
+};
+
+&usb_ehci {
+	status = "ok";
+};
arch/arm64/boot/dts/hisilicon/hip06.dtsi new file +307 -0

307 lines not on this page · raw message

Signature · 1 line
1.7.12.4
author
#2 lore raw

PATCH 2/2 Documentation: arm64: Add Hisilicon Hip06 D03 dts binding

In reply to Kefeng Wang

This patch adds documentation for the devicetree bindings used by the DT files of Hisilicon Hip06 D03 board.

Meanwhile, reorder the soc/board name alphabetically.

Signed-off-by Kefeng Wang <[email protected]>
---
 .../devicetree/bindings/arm/hisilicon/hisilicon.txt  | 20 ++++++++++++--------
 1 file changed, 12 insertions(+), 8 deletions(-)
Documentation/devicetree/bindings/arm/hisilicon/hisilicon.txt +12 -8
index e3ccab1..83fe816 100644
@@ -1,29 +1,33 @@
 Hisilicon Platforms Device Tree Bindings
 ----------------------------------------------------
-Hi6220 SoC
-Required root node properties:
-	- compatible = "hisilicon,hi6220";
-
 Hi4511 Board
 Required root node properties:
 	- compatible = "hisilicon,hi3620-hi4511";
 
-HiP04 D01 Board
+Hi6220 SoC
 Required root node properties:
-	- compatible = "hisilicon,hip04-d01";
+	- compatible = "hisilicon,hi6220";
+
+HiKey Board
+Required root node properties:
+	- compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";
 
 HiP01 ca9x2 Board
 Required root node properties:
 	- compatible = "hisilicon,hip01-ca9x2";
 
-HiKey Board
+HiP04 D01 Board
 Required root node properties:
-	- compatible = "hisilicon,hi6220-hikey", "hisilicon,hi6220";
+	- compatible = "hisilicon,hip04-d01";
 
 HiP05 D02 Board
 Required root node properties:
 	- compatible = "hisilicon,hip05-d02";
 
+HiP06 D03 Board
+Required root node properties:
+	- compatible = "hisilicon,hip06-d03";
+
 Hisilicon system controller
 
 Required properties:
Signature · 1 line
1.7.12.4
maintainer
#3 lore raw

cover arm64: hisilicon: add support hip06 d03 board

In reply to Kefeng Wang

Hi Kefeng,

Quoted 14 lines · Kefeng Wang

Add initial dts for Hip06 D03 board and documentation.

The Hip06 soc has same cpu topology compared with Hip05, four clusters and each cluster has quard Cortex-A57, but with different IO part, like HNS, SAS and PCI, they are all upgraded. There are also not same in ITS, MBIGEN and SMMU, etc.

Note, there is no serial, because the soc use LPC uart, the serial node is not needed.

Kefeng Wang (2):
arm64: dts: Add initial dts for Hisilicon Hip06 D03 board
Documentation: arm64: Add Hisilicon Hip06 D03 dts binding

Quoted 8 lines
 .../bindings/arm/hisilicon/hisilicon.txt           |  20 +-
 arch/arm64/boot/dts/hisilicon/Makefile             |   4 +-
 arch/arm64/boot/dts/hisilicon/hip06-d03.dts        |  34 +++
 arch/arm64/boot/dts/hisilicon/hip06.dtsi           | 307 +++++++++++++++++++++
 4 files changed, 356 insertions(+), 9 deletions(-)
 create mode 100644 arch/arm64/boot/dts/hisilicon/hip06-d03.dts
 create mode 100644 arch/arm64/boot/dts/hisilicon/hip06.dtsi

Thanks!
Applied both to the hisilicon soc tree.

Best Regards,
Wei