arm: socfpga: Add samtec VIN|ING board
Subsystems (3)
PATCH 1/1 arm: socfpga: Add samtec VIN|ING board
Add support for board based on the popular Altera Cyclone V SoC. This board has the following properties:
- 1 GiB of DRAM
- 1 Gigabit ethernet
- 1 USB gadget port
- 1 USB host port with an on-board hub
- 2 QSPI NORs connected to the Cadence QSPI core
- Multiple I2C EEPROMs and one I2C temperature sensor
--- arch/arm/dts/Makefile | 3 +- arch/arm/dts/socfpga_cyclone5_vining_fpga.dts | 113 +++++ arch/arm/mach-socfpga/Kconfig | 7 + board/samtec/vining_fpga/MAINTAINERS | 5 + board/samtec/vining_fpga/Makefile | 9 + board/samtec/vining_fpga/qts/iocsr_config.h | 660 ++++++++++++++++++++++++++ board/samtec/vining_fpga/qts/pinmux_config.h | 219 +++++++++ board/samtec/vining_fpga/qts/pll_config.h | 91 ++++ board/samtec/vining_fpga/qts/sdram_config.h | 341 +++++++++++++ board/samtec/vining_fpga/socfpga.c | 100 ++++ configs/socfpga_vining_fpga_defconfig | 31 ++ include/configs/socfpga_vining_fpga.h | 246 ++++++++++ 12 files changed, 1824 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/socfpga_cyclone5_vining_fpga.dts create mode 100644 board/samtec/vining_fpga/MAINTAINERS create mode 100644 board/samtec/vining_fpga/Makefile create mode 100644 board/samtec/vining_fpga/qts/iocsr_config.h create mode 100644 board/samtec/vining_fpga/qts/pinmux_config.h create mode 100644 board/samtec/vining_fpga/qts/pll_config.h create mode 100644 board/samtec/vining_fpga/qts/sdram_config.h create mode 100644 board/samtec/vining_fpga/socfpga.c create mode 100644 configs/socfpga_vining_fpga_defconfig create mode 100644 include/configs/socfpga_vining_fpga.h
arch/arm/dts/Makefile +2 -1
@@ -93,7 +93,8 @@ dtb-$(CONFIG_ARCH_SOCFPGA) += \ socfpga_cyclone5_de0_nano_soc.dtb \ socfpga_cyclone5_sockit.dtb \ socfpga_cyclone5_socrates.dtb \ - socfpga_cyclone5_sr1500.dtb + socfpga_cyclone5_sr1500.dtb \ + socfpga_cyclone5_vining_fpga.dtb dtb-$(CONFIG_TARGET_DRA7XX_EVM) += dra72-evm.dtb dra7-evm.dtb dtb-$(CONFIG_TARGET_BEAGLE_X15) += am57xx-beagle-x15.dtb
arch/arm/dts/socfpga_cyclone5_vining_fpga.dts new file +113 -0
113 lines not on this page · raw message
arch/arm/mach-socfpga/Kconfig +7 -0
@@ -35,6 +35,10 @@ config TARGET_SOCFPGA_EBV_SOCRATES bool "EBV SoCrates (Cyclone V)" select TARGET_SOCFPGA_CYCLONE5 +config TARGET_SOCFPGA_SAMTEC_VINING_FPGA + bool "samtec VIN|ING FPGA (Cyclone V)" + select TARGET_SOCFPGA_CYCLONE5 + config TARGET_SOCFPGA_TERASIC_DE0_NANO bool "Terasic DE0-Nano-Atlas (Cyclone V)" select TARGET_SOCFPGA_CYCLONE5
@@ -53,12 +57,14 @@ config SYS_BOARD default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES default "sr1500" if TARGET_SOCFPGA_SR1500 + default "vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA config SYS_VENDOR default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK default "denx" if TARGET_SOCFPGA_DENX_MCVEVK default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES + default "samtec" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
@@ -73,5 +79,6 @@ config SYS_CONFIG_NAME default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500 + default "socfpga_vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA endif
board/samtec/vining_fpga/MAINTAINERS new file +5 -0
@@ -0,0 +1,5 @@ +VINING FPGA BOARD +M: Marek Vasut <[email protected]> +S: Maintained +F: include/configs/socfpga_vining_fpga.h +F: configs/socfpga_vining_fpga_defconfig
board/samtec/vining_fpga/Makefile new file +9 -0
@@ -0,0 +1,9 @@ +# +# (C) Copyright 2001-2006 +# Wolfgang Denk, DENX Software Engineering, wd at denx.de. +# (C) Copyright 2010, Thomas Chou <[email protected]> +# +# SPDX-License-Identifier: GPL-2.0+ +# + +obj-y := socfpga.o
board/samtec/vining_fpga/qts/iocsr_config.h new file +660 -0
660 lines not on this page · raw message
board/samtec/vining_fpga/qts/pinmux_config.h new file +219 -0
219 lines not on this page · raw message
board/samtec/vining_fpga/qts/pll_config.h new file +91 -0
91 lines not on this page · raw message
board/samtec/vining_fpga/qts/sdram_config.h new file +341 -0
341 lines not on this page · raw message
board/samtec/vining_fpga/socfpga.c new file +100 -0
100 lines not on this page · raw message
configs/socfpga_vining_fpga_defconfig new file +31 -0
@@ -0,0 +1,31 @@ +CONFIG_ARM=y +CONFIG_ARCH_SOCFPGA=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_SPL_DM=y +CONFIG_DM_GPIO=y +CONFIG_TARGET_SOCFPGA_SAMTEC_VINING_FPGA=y +CONFIG_SPL_STACK_R_ADDR=0x00800000 +CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_vining_fpga" +CONFIG_FIT=y +CONFIG_SPL=y +CONFIG_SPL_DM_SEQ_ALIAS=y +CONFIG_SPL_STACK_R=y +# CONFIG_CMD_IMLS is not set +# CONFIG_CMD_FLASH is not set +CONFIG_CMD_GPIO=y +CONFIG_SPL_SIMPLE_BUS=y +CONFIG_DWAPB_GPIO=y +CONFIG_SPI_FLASH=y +CONFIG_SPI_FLASH_SPANSION=y +CONFIG_SPI_FLASH_STMICRO=y +# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set +CONFIG_DM_ETH=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_NET_RANDOM_ETHADDR=y +CONFIG_SYS_NS16550=y +CONFIG_CADENCE_QSPI=y +CONFIG_DESIGNWARE_SPI=y +CONFIG_USB=y +CONFIG_DM_USB=y +CONFIG_USB_GADGET=y +CONFIG_DM_MMC=y
include/configs/socfpga_vining_fpga.h new file +246 -0
246 lines not on this page · raw message
Signature · 1 line
2.7.0
PATCH 1/1 arm: socfpga: Add samtec VIN|ING board
Quoted 13 lines · Marek Vasut
Add support for board based on the popular Altera Cyclone V SoC. This board has the following properties:
- 1 GiB of DRAM
- 1 Gigabit ethernet
- 1 USB gadget port
- 1 USB host port with an on-board hub
- 2 QSPI NORs connected to the Cadence QSPI core
- Multiple I2C EEPROMs and one I2C temperature sensorSigned-off-by Marek Vasut <[email protected]>Cc Dinh Nguyen <[email protected]>Cc Chin Liang See <[email protected]>---
[snip]
Quoted 27 lines
include/configs/socfpga_vining_fpga.h new file +24
-0@@ -0,0 +1,246 @@ +/* +* Copyright (C) 2015 Marek Vasut <[email protected]> +* +* SPDX-License-Identifier: GPL-2.0+ +*/ +#ifndef __CONFIG_SAMTEC_VINING_FPGA_H__ +#define __CONFIG_SAMTEC_VINING_FPGA_H__ + +#include <asm/arch/base_addr_ac5.h> + +/* U-Boot Commands */ +#define CONFIG_SYS_NO_FLASH +#define CONFIG_DOS_PARTITION +#define CONFIG_FAT_WRITE +#define CONFIG_HW_WATCHDOG + +#define CONFIG_CMD_ASKENV +#define CONFIG_CMD_BOOTZ +#define CONFIG_CMD_CACHE +#define CONFIG_CMD_DFU +#define CONFIG_CMD_DHCP +#define CONFIG_CMD_EEPROM +#define CONFIG_CMD_EXT4 +#define CONFIG_CMD_EXT4_WRITE
include/configs/socfpga_vining_fpga.h line 34
Quoted 10 lines
include/configs/socfpga_vining_fpga.h new file +10
-0+#define CONFIG_CMD_FAT +#define CONFIG_CMD_FS_GENERIC +#define CONFIG_CMD_GREPENV +#define CONFIG_CMD_LED +#define CONFIG_CMD_MII +#define CONFIG_CMD_MMC +#define CONFIG_CMD_PING +#define CONFIG_CMD_USB +#define CONFIG_CMD_USB_MASS_STORAGE +
With my patch[1], you don't need all of those common configs, all you need is:
#define CONFIG_CMD_DFU
#define CONFIG_CMD_USB
#define CONFIG_CMD_USB_MASS_STORAGE
Thanks,
Dinh
[1] http://lists.denx.de/pipermail/u-boot/2016-April/251654.html
PATCH 1/1 arm: socfpga: Add samtec VIN|ING board
Quoted 58 lines · Dinh Nguyen
Quoted 13 lines · Marek Vasut
Add support for board based on the popular Altera Cyclone V SoC. This board has the following properties:
- 1 GiB of DRAM
- 1 Gigabit ethernet
- 1 USB gadget port
- 1 USB host port with an on-board hub
- 2 QSPI NORs connected to the Cadence QSPI core
- Multiple I2C EEPROMs and one I2C temperature sensorSigned-off-by Marek Vasut <[email protected]>Cc Dinh Nguyen <[email protected]>Cc Chin Liang See <[email protected]>---
[snip]
Quoted 27 lines
include/configs/socfpga_vining_fpga.h new file +24
-0@@ -0,0 +1,246 @@ +/* +* Copyright (C) 2015 Marek Vasut <[email protected]> +* +* SPDX-License-Identifier: GPL-2.0+ +*/ +#ifndef __CONFIG_SAMTEC_VINING_FPGA_H__ +#define __CONFIG_SAMTEC_VINING_FPGA_H__ + +#include <asm/arch/base_addr_ac5.h> + +/* U-Boot Commands */ +#define CONFIG_SYS_NO_FLASH +#define CONFIG_DOS_PARTITION +#define CONFIG_FAT_WRITE +#define CONFIG_HW_WATCHDOG + +#define CONFIG_CMD_ASKENV +#define CONFIG_CMD_BOOTZ +#define CONFIG_CMD_CACHE +#define CONFIG_CMD_DFU +#define CONFIG_CMD_DHCP +#define CONFIG_CMD_EEPROM +#define CONFIG_CMD_EXT4 +#define CONFIG_CMD_EXT4_WRITE include/configs/socfpga_vining_fpga.h line 34
Quoted 10 lines
include/configs/socfpga_vining_fpga.h new file +10
-0+#define CONFIG_CMD_FAT +#define CONFIG_CMD_FS_GENERIC +#define CONFIG_CMD_GREPENV +#define CONFIG_CMD_LED +#define CONFIG_CMD_MII +#define CONFIG_CMD_MMC +#define CONFIG_CMD_PING +#define CONFIG_CMD_USB +#define CONFIG_CMD_USB_MASS_STORAGE +With my patch[1], you don't need all of those common configs, all you need is:
Quoted 3 lines
#define
CONFIG_CMD_DFU
#defineCONFIG_CMD_USB
#defineCONFIG_CMD_USB_MASS_STORAGE
You're right, I also commented on your patch :) Let's see how the discussion goes and I'll ev. send a V2 here.
Quoted 5 lines
Thanks,
Dinh[1] http://lists.denx.de/pipermail/u-boot/2016-April/251654.html
Signature · 2 lines
Best regards, Marek Vasut
PATCH 1/1 arm: socfpga: Add samtec VIN|ING board
In reply to Dinh NguyenQuoted 58 lines · Dinh Nguyen
Quoted 13 lines · Marek Vasut
Add support for board based on the popular Altera Cyclone V SoC. This board has the following properties:
- 1 GiB of DRAM
- 1 Gigabit ethernet
- 1 USB gadget port
- 1 USB host port with an on-board hub
- 2 QSPI NORs connected to the Cadence QSPI core
- Multiple I2C EEPROMs and one I2C temperature sensorSigned-off-by Marek Vasut <[email protected]>Cc Dinh Nguyen <[email protected]>Cc Chin Liang See <[email protected]>---
[snip]
Quoted 27 lines
include/configs/socfpga_vining_fpga.h new file +24
-0@@ -0,0 +1,246 @@ +/* +* Copyright (C) 2015 Marek Vasut <[email protected]> +* +* SPDX-License-Identifier: GPL-2.0+ +*/ +#ifndef __CONFIG_SAMTEC_VINING_FPGA_H__ +#define __CONFIG_SAMTEC_VINING_FPGA_H__ + +#include <asm/arch/base_addr_ac5.h> + +/* U-Boot Commands */ +#define CONFIG_SYS_NO_FLASH +#define CONFIG_DOS_PARTITION +#define CONFIG_FAT_WRITE +#define CONFIG_HW_WATCHDOG + +#define CONFIG_CMD_ASKENV +#define CONFIG_CMD_BOOTZ +#define CONFIG_CMD_CACHE +#define CONFIG_CMD_DFU +#define CONFIG_CMD_DHCP +#define CONFIG_CMD_EEPROM +#define CONFIG_CMD_EXT4 +#define CONFIG_CMD_EXT4_WRITE include/configs/socfpga_vining_fpga.h line 34
Quoted 10 lines
include/configs/socfpga_vining_fpga.h new file +10
-0+#define CONFIG_CMD_FAT +#define CONFIG_CMD_FS_GENERIC +#define CONFIG_CMD_GREPENV +#define CONFIG_CMD_LED +#define CONFIG_CMD_MII +#define CONFIG_CMD_MMC +#define CONFIG_CMD_PING +#define CONFIG_CMD_USB +#define CONFIG_CMD_USB_MASS_STORAGE +With my patch[1], you don't need all of those common configs, all you need is:
Quoted 3 lines
#define
CONFIG_CMD_DFU
#defineCONFIG_CMD_USB
#defineCONFIG_CMD_USB_MASS_STORAGE
Well since there are changes in that, are you fine if I pick this board as-is for next ?
Signature · 2 lines
Best regards, Marek Vasut
PATCH 1/1 arm: socfpga: Add samtec VIN|ING board
Quoted 59 lines · Marek Vasut
Quoted 58 lines · Dinh Nguyen
Quoted 13 lines · Marek Vasut
Add support for board based on the popular Altera Cyclone V SoC. This board has the following properties:
- 1 GiB of DRAM
- 1 Gigabit ethernet
- 1 USB gadget port
- 1 USB host port with an on-board hub
- 2 QSPI NORs connected to the Cadence QSPI core
- Multiple I2C EEPROMs and one I2C temperature sensorSigned-off-by Marek Vasut <[email protected]>Cc Dinh Nguyen <[email protected]>Cc Chin Liang See <[email protected]>---
[snip]
Quoted 27 lines
include/configs/socfpga_vining_fpga.h new file +24
-0@@ -0,0 +1,246 @@ +/* +* Copyright (C) 2015 Marek Vasut <[email protected]> +* +* SPDX-License-Identifier: GPL-2.0+ +*/ +#ifndef __CONFIG_SAMTEC_VINING_FPGA_H__ +#define __CONFIG_SAMTEC_VINING_FPGA_H__ + +#include <asm/arch/base_addr_ac5.h> + +/* U-Boot Commands */ +#define CONFIG_SYS_NO_FLASH +#define CONFIG_DOS_PARTITION +#define CONFIG_FAT_WRITE +#define CONFIG_HW_WATCHDOG + +#define CONFIG_CMD_ASKENV +#define CONFIG_CMD_BOOTZ +#define CONFIG_CMD_CACHE +#define CONFIG_CMD_DFU +#define CONFIG_CMD_DHCP +#define CONFIG_CMD_EEPROM +#define CONFIG_CMD_EXT4 +#define CONFIG_CMD_EXT4_WRITE include/configs/socfpga_vining_fpga.h line 34
Quoted 10 lines
include/configs/socfpga_vining_fpga.h new file +10
-0+#define CONFIG_CMD_FAT +#define CONFIG_CMD_FS_GENERIC +#define CONFIG_CMD_GREPENV +#define CONFIG_CMD_LED +#define CONFIG_CMD_MII +#define CONFIG_CMD_MMC +#define CONFIG_CMD_PING +#define CONFIG_CMD_USB +#define CONFIG_CMD_USB_MASS_STORAGE +With my patch[1], you don't need all of those common configs, all you need is:
Quoted 6 lines
Quoted 3 lines
#define
CONFIG_CMD_DFU
#defineCONFIG_CMD_USB
#defineCONFIG_CMD_USB_MASS_STORAGEWell since there are changes in that, are you fine if I pick this board as-is for next ?
You, or anyone else, picking up "old" board ports to apply now need to either ask people to re-spin the series or run moveconfig yourself to make sure that everything (except CMD_NAND) in cmd/Kconfig is done in the defconfig and not the config.h file. For example, those last 3 Kconfig'd right now.
Signature · 8 lines
Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 819 bytes Desc: Digital signature URL: <http://lists.denx.de/pipermail/u-boot/attachments/20160427/18f17f56/attachment.sig>
PATCH 1/1 arm: socfpga: Add samtec VIN|ING board
Quoted 60 lines · Tom Rini
Quoted 59 lines · Marek Vasut
Quoted 58 lines · Dinh Nguyen
Quoted 13 lines · Marek Vasut
Add support for board based on the popular Altera Cyclone V SoC. This board has the following properties:
- 1 GiB of DRAM
- 1 Gigabit ethernet
- 1 USB gadget port
- 1 USB host port with an on-board hub
- 2 QSPI NORs connected to the Cadence QSPI core
- Multiple I2C EEPROMs and one I2C temperature sensorSigned-off-by Marek Vasut <[email protected]>Cc Dinh Nguyen <[email protected]>Cc Chin Liang See <[email protected]>---
[snip]
Quoted 27 lines
include/configs/socfpga_vining_fpga.h new file +24
-0@@ -0,0 +1,246 @@ +/* +* Copyright (C) 2015 Marek Vasut <[email protected]> +* +* SPDX-License-Identifier: GPL-2.0+ +*/ +#ifndef __CONFIG_SAMTEC_VINING_FPGA_H__ +#define __CONFIG_SAMTEC_VINING_FPGA_H__ + +#include <asm/arch/base_addr_ac5.h> + +/* U-Boot Commands */ +#define CONFIG_SYS_NO_FLASH +#define CONFIG_DOS_PARTITION +#define CONFIG_FAT_WRITE +#define CONFIG_HW_WATCHDOG + +#define CONFIG_CMD_ASKENV +#define CONFIG_CMD_BOOTZ +#define CONFIG_CMD_CACHE +#define CONFIG_CMD_DFU +#define CONFIG_CMD_DHCP +#define CONFIG_CMD_EEPROM +#define CONFIG_CMD_EXT4 +#define CONFIG_CMD_EXT4_WRITE include/configs/socfpga_vining_fpga.h line 34
Quoted 10 lines
include/configs/socfpga_vining_fpga.h new file +10
-0+#define CONFIG_CMD_FAT +#define CONFIG_CMD_FS_GENERIC +#define CONFIG_CMD_GREPENV +#define CONFIG_CMD_LED +#define CONFIG_CMD_MII +#define CONFIG_CMD_MMC +#define CONFIG_CMD_PING +#define CONFIG_CMD_USB +#define CONFIG_CMD_USB_MASS_STORAGE +With my patch[1], you don't need all of those common configs, all you need is:
Quoted 8 lines
Quoted 6 lines
Quoted 3 lines
#define
CONFIG_CMD_DFU
#defineCONFIG_CMD_USB
#defineCONFIG_CMD_USB_MASS_STORAGEWell since there are changes in that, are you fine if I pick this board as-is for next ?
You, or anyone else, picking up "old" board ports
This is a new board port, about two weeks old. Technology is moving fast nowadays ;-)
Quoted 5 lines
to apply now need to
either ask people to re-spin the series or run moveconfig yourself to make sure that everything (exceptCMD_NAND) in cmd/Kconfig is done in the defconfig and not theconfig.hfile. For example, those last 3 Kconfig'd right now.
CMD_EEPROM and CMD_LED are not I believe. Do you have any example of the moveconfig , so I can try it ?
Signature · 2 lines
Best regards, Marek Vasut
Dinh Nguyen
maintainerPATCH 1/1 arm: socfpga: Add samtec VIN|ING board
In reply to Marek VasutQuoted 11 lines · Marek Vasut
Quoted 7 lines
With my patch[1], you don't need all of those common configs, all you need is:
#define
CONFIG_CMD_DFU
#defineCONFIG_CMD_USB
#defineCONFIG_CMD_USB_MASS_STORAGEWell since there are changes in that, are you fine if I pick this board as-is for next ?
Yes.
Dinh