Skip to contentSkip to conversation

armv8/ls2080a: configure PMU's PCTBENR to enable WDT

PATCH New Yunhui Cui 2 participants 2 messages Jun 8, 2016 – Jun 10, 2016 Arm (32-bit)

lore
Share & tools
lore

Yunhui Cui

author
#0 lore raw

PATCH v5 1/1 armv8/ls2080a: configure PMU's PCTBENR to enable WDT

From: Yunhui Cui <[email protected]>

The SP805-WDT module on LS2080A and LS2085A, requires configuration of PMU's PCTBENR register to enable watchdog counter decrement and reset signal generation. In order not to affect the sp805wdt driver frame, we enable the watchdog clk in advance.

Signed-off-by Yunhui Cui <[email protected]>
---
 arch/arm/cpu/armv8/fsl-layerscape/cpu.c                | 12 ++++++++++++
 arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h |  1 +
 2 files changed, 13 insertions(+)
arch/arm/cpu/armv8/fsl-layerscape/cpu.c +12 -0
index d939900..79eb4dc 100644
@@ -639,6 +639,9 @@ int timer_init(void)
 #ifdef CONFIG_FSL_LSCH3
 	u32 __iomem *cltbenr = (u32 *)CONFIG_SYS_FSL_PMU_CLTBENR;
 #endif
+#ifdef CONFIG_LS2080A
+	u32 __iomem *pctbenr = (u32 *)FSL_PMU_PCTBENR_OFFSET;
+#endif
 #ifdef COUNTER_FREQUENCY_REAL
 	unsigned long cntfrq = COUNTER_FREQUENCY_REAL;
 

@@ -653,6 +656,15 @@ int timer_init(void)
 	out_le32(cltbenr, 0xf);
 #endif
 
+#ifdef CONFIG_LS2080A
+	/*
+	 * In certain Layerscape SoCs, the clock for each core's
+	 * has an enable bit in the PMU Physical Core Time Base Enable
+	 * Register (PCTBENR), which allows the watchdog to operate.
+	 */
+	setbits_le32(pctbenr, 0xff);
+#endif
+
 	/* Enable clock for timer
 	 * This is a global setting.
 	 */
arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h +1 -0
index 1d3b336..8121939 100644
@@ -26,6 +26,7 @@
 #define CONFIG_SYS_FSL_TIMER_ADDR		0x023d0000
 #define CONFIG_SYS_FSL_PMU_CLTBENR		(CONFIG_SYS_FSL_PMU_ADDR + \
 						 0x18A0)
+#define FSL_PMU_PCTBENR_OFFSET (CONFIG_SYS_FSL_PMU_ADDR + 0x8A0)
 
 #define CONFIG_SYS_FSL_WRIOP1_ADDR		(CONFIG_SYS_IMMR + 0x7B80000)
 #define CONFIG_SYS_FSL_WRIOP1_MDIO1	(CONFIG_SYS_FSL_WRIOP1_ADDR + 0x16000)
Signature · 1 line
2.1.0.27.g96db324
Applied
#1 lore raw

PATCH v5 1/1 armv8/ls2080a: configure PMU's PCTBENR to enable WDT

Quoted 7 lines · Yunhui Cui

From: Yunhui Cui <[email protected]>

The SP805-WDT module on LS2080A and LS2085A, requires configuration of PMU's PCTBENR register to enable watchdog counter decrement and reset signal generation. In order not to affect the sp805wdt driver frame, we enable the watchdog clk in advance.

Quoted 5 lines
Signed-off-by Yunhui Cui <[email protected]>
---
 arch/arm/cpu/armv8/fsl-layerscape/cpu.c                | 12 ++++++++++++
 arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h |  1 +
 2 files changed, 13 insertions(+)

Applied to fsl-qoriq master. Awaiting upstream. Thanks.

York