Skip to contentSkip to conversation

STi SoC changes for v4.8

GIT PULL Patrice Chotard 2 participants 3 messages Jul 1, 2016 – Jul 7, 2016

lore
Share & tools
lore

Patrice Chotard

author
#0 lore raw

Hi Olof, Arnd and Kevin,

Please consider this first round of STi SoC updates for v4.8:

The following changes since commit
4c2e07c6a29e0129e975727b9f57eede813eea85:

Linux 4.7-rc5 (2016-06-26 17:52:03 -0700)

are available in the git repository at:

git://git.kernel.org/pub/scm/linux/kernel/git/pchotard/sti.git
sti-soc_for_v4.8

for you to fetch changes up to 55aa35180c57d82f3db23e5aabce97acb0d36681:

ARM: sti: Implement dummy L2 cache's write_sec (2016-07-01 16:23:44
+0200)
----------------------------------------------------------------

Highlights:
-----------
_ add a dummy L2 cache's write_sec callback as in non secure mode execution,
we can't get access to L2 cache secure registers
_ cosmetics change, in case of dump_stack, update the hardware name with a
more genericfor the STi SoCs family

----------------------------------------------------------------
Patrice Chotard (1):
ARM: sti: Implement dummy L2 cache's write_sec

Peter Griffin (1):
ARM: STi: Update machine _namestr to be more generic.

  arch/arm/mach-sti/board-dt.c | 11 ++++++++++-
  1 file changed, 10 insertions(+), 1 deletion(-)
#1 lore raw
Quoted 4 lines · Patrice Chotard

Hi Olof, Arnd and Kevin,

Please consider this first round of STi SoC updates for v4.8:

Quoted 8 lines

The following changes since commit 4c2e07c6a29e0129e975727b9f57eede813eea85:

Linux 4.7-rc5 (2016-06-26 17:52:03 -0700)

are available in the git repository at:

git://git.kernel.org/pub/scm/linux/kernel/git/pchotard/sti.git
sti-soc_for_v4.8

Again, that's a branch and not a tag.

Quoted 11 lines

for you to fetch changes up to 55aa35180c57d82f3db23e5aabce97acb0d36681:

ARM: sti: Implement dummy L2 cache's write_sec (2016-07-01 16:23:44 +0200)
----------------------------------------------------------------

Highlights:
-----------
_ add a dummy L2 cache's write_sec callback as in non secure mode execution,
we can't get access to L2 cache secure registers
_ cosmetics change, in case of dump_stack, update the hardware name with a
more genericfor the STi SoCs family

Minor nit: This is a somewhat odd format to write a list in. Please use '-' or '*' instead, and feel free to use capital letters, etc. :)

-Olof

author
#2 lore raw

Hi Olof

Quoted 7 lines · Olof Johansson
Quoted 6 lines · Patrice Chotard

Hi Olof, Arnd and Kevin,

Please consider this first round of STi SoC updates for v4.8:

The following changes since commit 4c2e07c6a29e0129e975727b9f57eede813eea85:

Quoted 7 lines
Quoted 6 lines
   Linux 4.7-rc5 (2016-06-26 17:52:03 -0700)

are available in the git repository at:

git://git.kernel.org/pub/scm/linux/kernel/git/pchotard/sti.git
sti-soc_for_v4.8

Again, that's a branch and not a tag.

Right, i will fix that

Quoted 6 lines
Quoted 6 lines

for you to fetch changes up to 55aa35180c57d82f3db23e5aabce97acb0d36681:

   ARM: sti: Implement dummy L2 cache's write_sec (2016-07-01 16:23:44 +0200)

----------------------------------------------------------------

Quoted 8 lines
Quoted 6 lines

Highlights:
-----------
_ add a dummy L2 cache's write_sec callback as in non secure mode execution,
we can't get access to L2 cache secure registers
_ cosmetics change, in case of dump_stack, update the hardware name with a
more genericfor the STi SoCs family

Minor nit: This is a somewhat odd format to write a list in. Please use '-' or '*' instead, and feel free to use capital letters, etc. :)

Thanks for reviewing, i will submit a v2

Patrice

Quoted 3 lines

-Olof